Effects of Package Level Structure and Material Properties on Solder Joint Reliability Under Impact Loading

被引:13
作者
Fan, Xuejun [1 ]
Ranouta, Amarinder Singh [1 ]
Dhiman, Harpreet Singh [1 ]
机构
[1] Lamar Univ, Dept Mech Engn, Beaumont, TX 77710 USA
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2013年 / 3卷 / 01期
关键词
Ball grid array (BGA); compliant layer; dynamics; finite element analysis (FEA); impact loading; JESD22-B111; reliability; solder joints; wafer level package (WLP); SIMULATION; DESIGN;
D O I
10.1109/TCPMT.2012.2217744
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, the effects of package level structures and material properties on solder joint reliability subjected to impact loading are investigated by the integrated experimental testing, failure analysis, and finite element modeling. Three different package structures: ball on I/O wafer level package (WLP), copper post WLP, and chip-scale (CS) ball grid array (BGA) package, are studied. Experimental testing based on JESD22-B111 is conducted to obtain the components' failure mode, rate, location, and the corresponding board strains and accelerations. Finite element models are developed and validated against the experimental results. For a CS BGA package, the compliance of the plastic substrate/mold compound provides a "stress buffer mechanism" at corner joints in BGA to relieve stresses. For a copper post (or pillar) WLP, wafer level epoxy, which encapsulates copper pillars, serves as a compliant layer for solder joint stress reduction under dynamic loading. Comprehensive data from simulation and experimental results show that package structure and material properties play a significant role on the dynamic responses of solder joints. The actual solder joint reliability performance of a CS BGA or WLP package depends on the resultant effects of package structure, material properties, package body size, and the component locations.
引用
收藏
页码:52 / 60
页数:9
相关论文
共 24 条
[1]  
[Anonymous], 2010, 2010 INT C E PROD E, DOI DOI 10.1109/ICEEE.2010.5661040
[2]  
Dhiman H.S., 2008, Electronic 188 Packaging Technology High Density Packaging Conference, P1
[3]  
Dhiman H. S., 2008, THESIS LAMAR U BEAUM
[4]   JEDEC Board Drop Test Simulation for Wafer Level Packages (WLPs) [J].
Dhiman, Harpreet S. ;
Fan, Xuejun ;
Zhou, Tiao .
2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, :556-+
[5]   Design and optimization of thermo-mechanical reliability in wafer level packaging [J].
Fan, X. J. ;
Varia, B. ;
Han, Q. .
MICROELECTRONICS RELIABILITY, 2010, 50 (04) :536-546
[6]  
Fan X. J., 2012, IEEE T COMP IN PRESS
[7]  
Fan X. J., 2011, P INT C EL PACK TECH, P1
[8]  
Fan XJ, 2008, EL PACKAG TECH CONF, P834, DOI 10.1109/EPTC.2008.4763535
[9]   Free drop test simulation for portable IC package by implicit transient dynamics FEM [J].
Irving, S ;
Liu, Y .
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, :1062-1066
[10]  
JEDEC, 2003, Report No. JESD22-B111