Metal-Oxide-Semiconductor Interface and Dielectric Properties of Atomic Layer Deposited SiO2 on GaN

被引:23
作者
Takashima, Shinya [1 ,2 ]
Li, Zhongda [1 ]
Chow, T. Paul [1 ]
机构
[1] Rensselaer Polytech Inst, Ctr Integrated Elect, Troy, NY 12180 USA
[2] Fuji Elect Co Ltd, Hino, Tokyo 1918502, Japan
关键词
GATE; PERFORMANCE;
D O I
10.7567/JJAP.52.08JN24
中图分类号
O59 [应用物理学];
学科分类号
摘要
The dielectric and MOS interface properties of SiO2 deposited with atomic layer deposition (ALD) on GaN with different surface treatments have been investigated with DC current-voltage (I-V) measurements and UV-assisted capacitance-voltage (C-V) measurements. Dielectric breakdown characteristics and leakage conduction mechanism for ALD SiO2 depend on surface conditions. Dry etch with NaOH post-etch GaN surface exhibited high oxide breakdown voltage with small distribution, larger barrier height characteristics, and higher charge to breakdown characteristics when compared with un-etched surface condition and dry etch with tetramethylammonium hydroxide (TMAH) post-etch surface condition. Moreover, fixed charge density and interface trap density at MOS interface extracted by UV-assisted C-V were comparable between un-etched surface sample and dry etch with NaOH post-etch surface sample, indicating dry etching damage recovery and demonstrating the usability of NaOH post-etching treatment. Comparison has also been made to a composite oxide of SiO2/Al2O3/SiO2, showing possibility of oxide charge engineering toward positive threshold voltage but carrier trapping by insertion of Al2O3. (c) 2013 The Japan Society of Applied Physics
引用
收藏
页数:4
相关论文
共 19 条
[1]   High-performance enhancement-mode AlGaN/GaN HEMTs using fluoride-based plasma treatment [J].
Cai, Y ;
Zhou, YG ;
Chen, KJ ;
Lau, KM .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (07) :435-437
[2]   WIDE BANDGAP COMPOUND SEMICONDUCTORS FOR SUPERIOR HIGH-VOLTAGE UNIPOLAR POWER DEVICES [J].
CHOW, TP ;
TYAGI, R .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (08) :1481-1483
[3]   1200-V Normally Off GaN-on-Si Field-Effect Transistors With Low Dynamic ON-Resistance [J].
Chu, Rongming ;
Corrion, Andrea ;
Chen, Mary ;
Li, Ray ;
Wong, Danny ;
Zehnder, Daniel ;
Hughes, Brian ;
Boutros, Karim .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (05) :632-634
[4]   High-quality oxide/nitride/oxide gate insulator for GaN MIS structures [J].
Gaffey, B ;
Guido, LJ ;
Wang, XW ;
Ma, TP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (03) :458-464
[5]  
Huang W, 2008, INT SYM POW SEMICOND, P295
[6]   Over 100 A operation normally-off AlGaN/GaN hybrid MOS-HFET on Si substrate with high-breakdown voltage [J].
Kambayashi, Hiroshi ;
Satoh, Yoshihiro ;
Ootomo, Shinya ;
Kokawa, Takuya ;
Nomura, Takehiko ;
Kato, Sadahiro ;
Chow, Tat-sing Pawl .
SOLID-STATE ELECTRONICS, 2010, 54 (06) :660-664
[7]   Reactive ion etching damage in n-GaN and its recovery by post-etch treatment [J].
Kim, H. .
ELECTRONICS LETTERS, 2008, 44 (17) :1037-1038
[8]   Effects of TMAH Treatment on Device Performance of Normally Off Al2O3/GaN MOSFET [J].
Kim, Ki-Won ;
Jung, Sung-Dal ;
Kim, Dong-Seok ;
Kang, Hee-Sung ;
Im, Ki-Sik ;
Oh, Jae-Joon ;
Ha, Jong-Bong ;
Shin, Jai-Kwang ;
Lee, Jung-Hee .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (10) :1376-1378
[9]   Interface Properties of Al2O3/n-GaN Structures with Inductively Coupled Plasma Etching of GaN Surfaces [J].
Kim, Sungsik ;
Hori, Yujin ;
Ma, Wang-Cheng ;
Kikuta, Daigo ;
Narita, Tetsuo ;
Iguchi, Hiroko ;
Uesugi, Tsutomu ;
Kachi, Tetsu ;
Hashizume, Tamotsu .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (06)
[10]   Recessed-gate enhancement-mode GaNHEMT with high threshold voltage [J].
Lanford, WB ;
Tanaka, T ;
Otoki, Y ;
Adesida, I .
ELECTRONICS LETTERS, 2005, 41 (07) :449-450