A Highly Dense, Low Power, Programmable Analog Vector-Matrix Multiplier: The FPAA Implementation

被引：71

作者：

Schlottmann, Craig R. ^{[1
]}

Hasler, Paul E. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

来源：

IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS | 2011年 / 1卷 / 03期

关键词：

Embedded systems; hardware/software co-design; low-power design; field-programmable analog array (FPAA) synthesis; formal methods; DECADES;

D O I：

10.1109/JETCAS.2011.2165755

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a solid foundation for implementing analog vector-matrix multipliers (VMMs) in field-programmable analog arrays (FPAAs). Custom analog VMMs have been demonstrated to be 1000 times more power efficient than commercial digital implementations. However, no previous analog VMM discussion has carefully provided all of the implementation and performance considerations needed to utilize such a system. We utilize the FPAA because it provides an ideal platform for embedding low-power analog processing into larger systems. FPAAs allow the analog processing system to be rapidly prototyped, implemented at low cost, and easily reconfigured in the field. This paper can double as a complete analog VMM design specification, as well as a systematic tutorial on developing general systems with FPAA hardware. We detail the aspects of VMM topology choice, completely analyze the performance metrics, and describe the methods and tools involved in FPAA synthesis.

引用

页码：403 / 411

页数：9

共 21 条

[1]

Adil F, 2003, 2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, P190

[2] MATIA:: A programmable 80 μW/frame CMOS block matrix transform imager architecture [J].

Bandyopadhyay, A ;

Lee, J ;

Robucci, RW ;

Hasler, P .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) :663-672

[3] A low-power, compact, adaptive logarithmic transimpedance amplifier, operating over seven decades of current [J].

Basu, Arindam ;

Robucci, Ryan W. ;

Hasler, Paul E. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (10) :2167-2177

[4] A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current [J].

Basu, Arindam ;

Hasler, Paul E. .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (06) :953-962

[5] A Floating-Gate-Based Field-Programmable Analog Array [J].

Basu, Arindam ;

Brink, Stephen ;

Schlottmann, Craig ;

Ramakrishnan, Shubha ;

Petre, Csaba ;

Koziol, Scott ;

Baskaya, Faik ;

Twigg, Christopher M. ;

Hasler, Paul .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (09) :1781-1794

[6] A Field-Programmable Analog Array of 55 Digitally Tunable OTAs in a Hexagonal Lattice [J].

Becker, Joachim ;

Henrici, Fabian ;

Trendelenburg, Stanis ;

Ortmanns, Maurits ;

Manoli, Yiannos .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) :2759-2768

[7] Sub-microwatt analog VLSI trainable pattern classifier [J].

Chakrabartty, Shantanu ;

Cauwenberghs, Gert .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) :1169-1179

[8] A 531 nW/MHz, 128x32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity [J].

Chawla, R ;

Bandyopadhyay, A ;

Srinivasan, V ;

Hasler, P .

PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, :651-654

[9] A VLSI analog computer/digital computer accelerator [J].

Cowan, GER ;

Melville, RC ;

Tsividis, YP .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) :42-53

[10] Digital signal processor trends [J].

Frantz, G .

IEEE MICRO, 2000, 20 (06) :52-59

← 1 2 3 →