Effect of gate engineering in double-gate MOSFETs for analog/RF applications

被引:157
作者
Sarkar, Angsuman [1 ]
Das, Aloke Kumar [1 ]
De, Swapnadip [2 ]
Sarkar, Chandan Kumar [3 ]
机构
[1] Kalyani Goverenment Engn Coll, Elect & Commun Engn Dept, Kalyani 741235, W Bengal, India
[2] Meghnad Saha Inst Technol, Dept Elect & Commun Engn, Kolkata 741235, W Bengal, India
[3] Jadavpur Univ, Elect & Telecommun Dept, Kolkata 700032, W Bengal, India
关键词
TM-DG MOSFET; Intrinsic gain; Transconductance generation factor (TGF); Cut-off frequency (f(r)); Maximum frequency of oscillation (f(max)); Gain bandwidth product; DUAL-METAL GATE; WORK-FUNCTION; SOI MOSFET; CMOS; PERFORMANCE; OPTIMIZATION; INTEGRATION; TRANSISTORS; CIRCUITS;
D O I
10.1016/j.mejo.2012.06.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work uncovers the potential benefit of fully-depleted short-channel triple-material double-gate (TM-DG) SOI MOSFET in the context of RF and analog performance characteristics. A systematic, quantitative investigation of the analog and RF performance figures-of-merits (FOMs) of TM-DG MOSFET are presented. The key idea in this paper is to demonstrate the improved RF, analog and linearity performance exhibited by TM-DG MOSFET over dual-material dual-gate (DM-DG) and conventional single-material double-gate (SM-DG) MOSFET. Using two-dimensional (2-D) device simulations, we have examined various design issues and provided the reasons for the improved performance. The effect of different length ratios of three channel regions related to three different gate materials of TM-DG structure on the RF and analog performance have also been discussed. Simulations reveal an improvement of intrinsic gain by 20.41% and 38.53%, an increase of 14.23% and 26.4% in the case of f(T), an increase of 13.9% and 23.85% in the case of f(max) values for TM-DG (1:2:3) MOSFET compared to DM-DG and SM-DG MOSFET respectively. As a result, we demonstrate that TM-DG MOSFET can be a viable option to enhance the performance of SOI technology for high-frequency analog applications. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:873 / 882
页数:10
相关论文
共 47 条
[1]  
[Anonymous], 2006, DEV SIM ATLAS US MAN
[2]   Three-layer laminated metal gate electrodes with tunable work functions for CMOS applications [J].
Bai, WP ;
Bae, SH ;
Wen, HC ;
Mathew, S ;
Bera, LK ;
Balasubramanian, N ;
Yamada, N ;
Li, MF ;
Kwong, DL .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (04) :231-233
[3]   Subthreshold performance of dual-material gate CMOS devices and circuits for ultralow power analog/mixed-signal applications [J].
Chakraborty, Saurav ;
Mallik, Abhijit ;
Sarkar, Chandan Kumar .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) :827-832
[4]   Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review [J].
Chaudhry, A ;
Kumar, MJ .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) :99-109
[5]   A New Two-Dimensional Analytical Model for Nanoscale Symmetrical Tri-Material Gate Stack Double Gate Metal-Oxide-Semiconductor Field Effect Transistors [J].
Chen, Mei-Li ;
Lin, Wen-Kai ;
Chen, Shih-Fang .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (10) :1045031-1045037
[6]   A new two-dimensional subthreshold behavior model for the short-channel asymmetrical dual-material double-gate (ADMDG) MOSFET's [J].
Chiang, Te-Kuang .
MICROELECTRONICS RELIABILITY, 2009, 49 (07) :693-698
[7]   A new two-dimensional analytical subthreshold behavior model for short-channel tri-material gate-stack SOI MOSFET's [J].
Chiang, Te-Kuang .
MICROELECTRONICS RELIABILITY, 2009, 49 (02) :113-119
[8]   RF Performance and Small-Signal Parameter Extraction of Junctionless Silicon Nanowire MOSFETs [J].
Cho, Seongjae ;
Kim, Kyung Rok ;
Park, Byung-Gook ;
Kang, In Man .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (05) :1388-1396
[9]   What are the limiting parameters of deep-submicron MOSFETs for high frequency applications? [J].
Dambrine, G ;
Raynaud, C ;
Lederer, D ;
Dehan, M ;
Rozeaux, O ;
Vanmackelberg, M ;
Danneville, F ;
Lepilliet, S ;
Raskin, JP .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (03) :189-191
[10]   An optimized design of 10-nm-scale dual-material surrounded gate MOSFETs for digital circuit applications [J].
Djeffal, F. ;
Lakhdar, N. ;
Yousfi, A. .
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2011, 44 (01) :339-344