A Noise-Coupled Time-Interleaved Delta-Sigma ADC With 4.2 MHz Bandwidth,-98 dB THD, and 79 dB SNDR

被引：48

作者：

Lee, Kyehyung ^{[1
]}

Chae, Jeongseok ^{[2
]}

Aniya, Mitsuru ^{[3
]}

Hamashita, Koichi ^{[3
]}

Takasuka, Kaoru ^{[3
]}

Takeuchi, Seiji ^{[3
]}

Temes, Gabor C. ^{[2
]}

机构：

[1] Conexant Syst, Newport Beach, CA 92660 USA

[2] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA

[3] Asahi Kasei EMD Corp, Kanagawa 24321, Japan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2008年 / 43卷 / 12期

关键词：

Delta-sigma ADC; discrete-time; noise coupling; SC circuit; time interleaving;

D O I：

10.1109/JSSC.2008.2006311

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a wideband high-linearity Delta Sigma ADC. It uses noise coupling combined with time interleaving. Two versions of a two-channel time-interleaved noise-coupled Delta Sigma ADC were realized in a 0.18-mu m CMOS technology. Noise coupling between the channels increases the effective order of the noise-shaping loops, provides dithering, and prevents tone generation in all loops. Time interleaving enhances the effects of noise coupling. Using a 1.5 V supply, the device achieved excellent linearity (SFDR > 100 dB, THD = -98 dB) and an SNDR of 79 dB in a 4.2 MHz signal band.

引用

页码：2601 / 2612

页数：12

共 29 条

[1] Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].

Baird, RT ;

Fiez, TS .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762

[2] TIME INTERLEAVED CONVERTER ARRAYS [J].

BLACK, WC ;

HODGES, DA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) :1022-1029

[3] A 18mW CT ΔΣ modulator with 25MHz bandwidth for next generation wireless applications [J].

Chen, Xuefeng ;

Wang, Yan ;

Fujimoto, Yoshihisa ;

Lo Re, Pascal ;

Kanazawa, Yusuke ;

Steensgaard, Jesper ;

Temes, Gabor .

PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, :73-+

[4] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators [J].

Cherry, JA ;

Snelgrove, WM .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (06) :661-676

[5] Exploring disparities between global HIV/aids funding and recent tsunami relief efforts: An ethical analysis [J].

Christie, Timothy ;

Asrat, Getnet A. ;

Jiwani, Bashir ;

Maddix, Thomas ;

Montaner, Julio S. G. .

DEVELOPING WORLD BIOETHICS, 2007, 7 (01) :1-7

[6] AN 8-B 85-MS/S PARALLEL PIPELINE A/D CONVERTER IN 1-MU-M CMOS [J].

CONROY, CSG ;

CLINE, DW ;

GRAY, PR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :447-454

[7] Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping [J].

Dessouky, M ;

Kaiser, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :349-355

[8] An analog background calibration technique for time-interleaved analog-to-digital converters [J].

Dyer, KC ;

Fu, DH ;

Lewis, SH ;

Hurst, PJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1912-1919

[9] An audio ADC delta-sigma modulator with 100dB SINAD and 102dB DR using a second-order mismatch-shaping DAC [J].

Fogleman, E ;

Welz, J ;

Galton, I .

PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, :17-20

[10] A digital background calibration technique for time-interleaved analog-to-digital converters [J].

Fu, DH ;

Dyer, KC ;

Lewis, SH ;

Hurst, PJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1904-1911

← 1 2 3 →