1V Supply 16-Bit Second Order Sigma-Delta Modulator in a 90nm CMOS Process

被引:0
|
作者
Amistoso, Rochelle Marie F. [1 ]
Bautista, Michael Joe A. [1 ]
Delos Santos, Rafael Karlo D. P. [1 ]
Ortiz, Joana Rochelle R. [1 ]
Alarcon, Louis P. [1 ]
Ballesil-Alvarez, Anastacia [1 ]
Hizon, Richard E. [1 ]
机构
[1] Intel Microprocessors Lab, Santa Clara, CA 95054 USA
关键词
Sigma-Delta modulator; OTA integrator; comparator; DAC; latch; filter; decimator;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a second order Sigma-Delta modulator using a 1V dual supply in 90nm technology. The schematic modulator design achieves a signal-to-noise ratio (SNR) of 96.7 dB or 15.7 bits. A gain boosted fully differential folded cascode operational transconductance amplifier (OTA) with a switched capacitor common-mode feedback circuit is implemented as the integrator. The OTA design is able to achieve a 500 V/V DC gain, with a 400mV output swing, Gain Bandwidth (GBW) of 303.5 MHz and a phase margin of 50.9 degrees. A fully-differential preamplifier-based latched comparator is also implemented, achieving a rail-to-rail output and a sensitivity of 10 mu V. Data presented from each of the blocks are from post-layout simulations.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] A 1.5v multirate multibit ΣΔ modulator for GSM/WCDMA in a 90nm digital CMOS process
    Altun, O
    Koh, J
    Allen, PE
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5577 - 5580
  • [32] A sixth-order 2-1-1-2 cascaded CMOS sigma-delta modulator
    San, HY
    Hasan, SMR
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 286 - 289
  • [33] Design and implementation of a low-power 1V, 77.26μW 6-bit SAR ADC in Cadence 90nm CMOS process for biomedical application
    Banik, Suva
    Rasel, M. M. H.
    Mahmud, Tanjir
    Hasanuzzaman, Md
    2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, : 839 - 842
  • [34] A 3.3V switched-current second order sigma-delta modulator for audio applications
    Loulou, M
    Dallet, D
    Marchegay, P
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 409 - 412
  • [35] A 3.3-v 18-bit digital audio sigma-delta modulator in 0.6-μm CMOS
    Yavari, M
    Hasanzadeh, MR
    Talebzadeh, J
    Shoaei, O
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 640 - 643
  • [36] A 100-MHz bandwidth continuous-time sigma-delta ADC with 1 V supply in 28 nm CMOS
    He, Ben
    Guo, Xuan
    Jia, Hanbo
    Liu, Xinyu
    MICROELECTRONICS JOURNAL, 2025, 158
  • [37] Synthesis and Design of a 4th Order Low-Pass DT Sigma-Delta Modulator in a 130nm CMOS process
    Calderon-Preciado, D.
    Sandoval-Ibarra, F.
    Silveira, F.
    2017 1ST IEEE CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS LATIN AMERICA (PRIME-LA), 2017, : 29 - 32
  • [38] A 1-V 90.3-dB DR 100-kHz BW 4th-Order Single Bit Sigma-Delta Modulator in 40-nm CMOS Technology
    Chen, Xiao
    Wang, Zhi-Gong
    Li, Fei
    2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 38 - 41
  • [39] A 1 GHz Continuous-Time Sigma-Delta A/D converter in 90 nm standard CMOS
    Schoof's, R
    Steyaert, M
    Sansen, W
    2005 IEEE MTT-S International Microwave Symposium, Vols 1-4, 2005, : 1287 - 1290
  • [40] A 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS (vol 39, pg 1809, 2004)
    Yao, Libin
    Steyaert, Michiel S. J.
    Sansen, Willy
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 3211 - 3211