Equivalent Circuit Representation of Silicon Substrate Coupling of Passive and Active RF Components

被引:1
作者
Azuma, Naoya [1 ]
Nagata, Makoto [1 ]
机构
[1] Kobe Univ, Grad Sch Syst Informat, Kobe, Hyogo 6578501, Japan
关键词
mixed signal VLSI circuit; substrate crosstalk; power integrity; substrate network model; SIGNAL INTEGRATED-CIRCUITS; NOISE; DESIGN; ICS;
D O I
10.1587/transele.E96.C.875
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Substrate coupling of radio frequency (RF) components is represented by equivalent circuits unifying a resistive mesh network with lumped capacitors in connection with the backside of device models. Two-port S-parameter test structures are used to characterize the strength of substrate coupling of resistors, capacitors, inductors, and MOSFETs in a 65 nm CMOS technology with different geometries and dimensions. The consistency is finely demonstrated between simulation with the equivalent circuits and measurements of the test structures, with the deviation of typically less than 3 dB for passive and 6 dB for active components, in the transmission properties for the frequency range of interest up to 8 GHz.
引用
收藏
页码:875 / 883
页数:9
相关论文
共 12 条
[1]   Substrate noise coupling in SoC design: Modeling, avoidance, and validation [J].
Afzali-Kusha, Ali ;
Nagata, Makoto ;
Verghese, Nishath K. ;
Allstot, David J. .
PROCEEDINGS OF THE IEEE, 2006, 94 (12) :2109-2138
[2]  
Azuma N., 2011, P IEEE INT S RAD FRE, P217
[3]   Substrate optimization based on semi-analytical techniques [J].
Charbon, E ;
Gharpurey, R ;
Meyer, RG ;
Sangiovanni-Vincentelli, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (02) :172-190
[4]   CHIP SUBSTRATE RESISTANCE MODELING TECHNIQUE FOR INTEGRATED-CIRCUIT DESIGN [J].
JOHNSON, TA ;
KNEPPER, RW ;
MARCELLO, V ;
WANG, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (02) :126-134
[5]   Chip-level substrate coupling analysis with reference structures for verification [J].
Kosaka, Daisuke ;
Nagata, Makoto ;
Murasaka, Yoshitaka ;
Iwata, Atsushi .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (12) :2651-2660
[6]   Evaluation of isolation structures against high-frequency substrate coupling in analog/mixed-signal integrated circuits [J].
Kosaka, Daisuke ;
Nagata, Makoto ;
Murasaka, Yoshitaka ;
Iwata, Atsushi .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (02) :380-387
[8]   An experimental study on substrate coupling in bipolar/BiCMOS technologies [J].
Pfost, M ;
Brenner, P ;
Huttner, T ;
Romanyuk, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (10) :1755-1763
[9]   A scalable substrate noise coupling model for design of mixed-signal IC's [J].
Samavedam, A ;
Sadate, A ;
Mayaram, K ;
Fiez, TS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (06) :895-904
[10]   EXPERIMENTAL RESULTS AND MODELING TECHNIQUES FOR SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED-CIRCUITS [J].
SU, DK ;
LOINAZ, MJ ;
MASUI, S ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) :420-430