Comparative Study of Comparator and Encoder in a 4-bit Flash ADC using 0.18μm CMOS Technology

被引：0
|
作者：
Halim, Ili Shairah Abdul [1 ]
Hassan, Siti Lailatul Mohd [1 ]
Akbar, Nurul Dalila Binti Mohd [1 ]
Ab Rahim, A'zraa Afhzan [1 ]
机构：
[1] Univ Teknol MARA, Fac Elect Engn, Shah Alam 40450, Selangor, Malaysia
来源：
2012 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS (ISCAIE 2012) | 2012年
关键词：
Flash ADC; XOR Encoder; Open Loop Comparator;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper describes a comparative study of comparator and encoder in 4-bit Flash Analog to Digital Converter (ADC) for Pipeline ADC to obtain a high speed ADC. In this paper, the conventional comparator is replaced with an open loop comparator and the non-ROM type encoder is used as the alternative for the conventional encoder. It is implemented using 0.18 mu m CMOS technology. Generally, the Silvaco Electronic Design Automation (EDA) tools is used for drawing the schematics, do the simulations and designing the layout of the proposed Flash ADC. The simulation results include 1.8V analog input range and 24.2662 mW of power dissipation at maximum sampling frequency of 500MHz with the lowest propagation delay time of 539.61ps.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] 1.5GSPS 4-bit flash ADC using 0.18μm CMOS
    Shehata, Khaled Ali
    Husien, Hanady
    Ragai, Hani Fekri
    2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 122 - +
  • [2] A 4-GS/s 4-bit flash ADC in 0.18-μm CMOS
    Park, Sunchyun
    Palaskas, Yorgos
    Flynn, Michael P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (09) : 1865 - 1872
  • [3] A 4 Bit Medium Speed Flash ADC Using Inverter Based Comparator in 0.18 μm CMOS
    Malathi, D.
    Greeshma, R.
    Sanjay, R.
    Venkataramani, B.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [4] A low power 1.2 GS/s 4-bit flash ADC in 0.18 μm CMOS
    Chahardori, Mohammad
    Sharifkhani, Mohammad
    Sadughi, Sirous
    PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
  • [5] A 42 mW 2 GS/s 4-bit flash ADC in 0.18-μm CMOS
    Wu, Lianhong
    Huang, Fengyi
    Gao, Yang
    Wang, Yan
    Cheng, Jia
    2009 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS AND SIGNAL PROCESSING (WCSP 2009), 2009, : 1455 - 1459
  • [6] Low Power Dynamic Comparator For 4-bit Flash ADC
    Patil, Hazrat
    Raghavendra, M.
    2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 152 - 155
  • [7] A 0.18 μm CMOS pipelined encoder for a 5 GS/s 4-bit flash analogue-to-digital converter
    Sheikhaei, S
    Mirabbasi, S
    Ivanov, A
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2005, 30 (04): : 183 - 187
  • [8] Design and Analysis of a 4-Bit Flash ADC Architecture with Modified Comparator
    Khatak, Anil
    Kumar, Manoj
    Dhull, Sanjeev
    INTERNATIONAL CONFERENCE ON INTELLIGENT DATA COMMUNICATION TECHNOLOGIES AND INTERNET OF THINGS, ICICI 2018, 2019, 26 : 1156 - 1165
  • [9] A 43mW single-channel 4GS/s 4-bit flash ADC in 0.18μm CMOS
    Sheikhaei, Samad
    Mirabbasi, Shahriar
    Ivanov, Andre
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 333 - 336
  • [10] A 4 bit Low Power Process Tolerant Flash ADC in 0.18μm CMOS
    Malathi, D.
    Sanjay, R.
    Greeshma, R.
    Venkataramani, B.
    2015 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2015,
12345