CoScale: Coordinating CPU and Memory System DVFS in Server Systems

被引:107
作者
Deng, Qingyuan [1 ]
Meisner, David
Bhattacharjee, Abhishek [1 ]
Wenisch, Thomas F.
Bianchini, Ricardo [1 ]
机构
[1] Rutgers State Univ, Piscataway, NJ 08855 USA
来源
2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-45) | 2012年
关键词
D O I
10.1109/MICRO.2012.22
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent work has introduced memory system dynamic voltage and frequency scaling (DVFS), and has suggested that balanced scaling of both CPU and the memory system is the most promising approach for conserving energy in server systems. In this paper, we first demonstrate that CPU and memory system DVFS often conflict when performed independently by separate controllers. In response, we propose CoScale, the first method for effectively coordinating these mechanisms under performance constraints. CoScale relies on execution profiling of each core via (existing and new) performance counters, and models of core and memory performance and power consumption. CoScale explores the set of possible frequency settings in such a way that it efficiently minimizes the full-system energy consumption within the performance bound. Our results demonstrate that, by effectively coordinating CPU and memory power management, CoScale conserves a significant amount of system energy compared to existing approaches, while consistently remaining within the prescribed performance bounds. The results also show that CoScale conserves almost as much system energy as an offline, idealized approach.
引用
收藏
页码:143 / 154
页数:12
相关论文
共 41 条
  • [1] [Anonymous], HPCA
  • [2] [Anonymous], 2008, HPCA
  • [3] [Anonymous], 2009, MICRO
  • [4] [Anonymous], 2009, DDR3 SDRAM Standard
  • [5] [Anonymous], 2006, 1Gb: x4, x8, x16 DDR3 SDRAM Features
  • [6] [Anonymous], 2006, HPCA
  • [7] [Anonymous], 2011, ISCA
  • [8] [Anonymous], CALC MEM SYST POW DD
  • [9] [Anonymous], 2011, ASPLOS
  • [10] [Anonymous], 2009, ASPLOS