A Preemption Control Technique for System Energy Minimization of Weakly Hard Real-Time Systems

被引:1
作者
Agrawal, Smriti [1 ]
Yadav, Rama Shankar [1 ]
Ranvijay [1 ]
机构
[1] Motilal Nehru Natl Inst Technol, Dept Comp Sci & Engn, Allahabad, Uttar Pradesh, India
来源
SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING AND PARALLEL/DISTRIBUTED COMPUTING | 2008年 / 149卷
关键词
Dynamic power down; Dynamic voltage scaling; (m; k); model; Portable devices; Scheduling;
D O I
10.1007/978-3-540-70560-4_17
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper aims to present a general scheduling algorithm which offers lesser energy consumption for weakly hard real time systems modeled with (m, k) constraint. The weakly hard real time system consists of a DVS processor (frequency dependent) and peripheral devices (frequency independent). The energy minimization is done in two phases. In the first phase we suggest new static partitioning strategy that partitions the jobs into mandatory and optional followed by a greedy based speed assignment at the task level. Theorem is being derived to show the feasibility condition of weakly hard real-time system with modified partitioning strategy. The second phase proposes a preemption control technique that can effectively reduce the preemption impact by delaying the higher priority jobs. The simulation results and examples demonstrate that our approach can effectively reduce the overall system energy consumption (especially for systems with higher utilizations) while guaranteeing the (m, k) requirement at the same time.
引用
收藏
页码:201 / 215
页数:15
相关论文
共 43 条
[1]  
Aydin H., 2006, 27 IEEE INT REAL TIM
[2]  
AYDIN H, 2001, RTSS
[3]  
BARUAH S, 2007, P 11 INT C PRINC DIS
[4]   Combining (mn)-hard deadlines and dual priority scheduling [J].
Bernat, G ;
Burns, A .
18TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1997, :46-57
[5]  
Bini E., 2005, P 17 EUR C REAL TIM
[6]  
CHEN X, 6 INT C COMP COMM NE, P390
[7]  
CHENG H, 2006, DATE
[8]   Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times [J].
Choi, K ;
Soma, R ;
Pedram, M .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :4-9
[9]  
CUCU L, 2007, DATE 2007
[10]  
DOHERTY L, 2001, INT J PARALLEL DISTR