The Phoenix Processor: A 30pW platform for sensor applications

被引:100
作者
Seok, Mingoo [1 ]
Hanson, Scott [1 ]
Lin, Yu-Shiang [1 ]
Foo, Zhiyoong [1 ]
Kim, Daeyeon [1 ]
Lee, Yoonmyung [1 ]
Liu, Nurrachman [1 ]
Sylvester, Dennis [1 ]
Blaauw, David [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
来源
2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2008年
关键词
D O I
10.1109/VLSIC.2008.4586001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An integrated platform for sensor applications, called the Phoenix Processor, is implemented in a carefully-selected 0.18 mu m process with an area of 915x915 mu m(2), making on-die battery integration feasible. Phoenix uses a comprehensive sleep strategy with a unique power gating approach, an event-driven CPU with compact ISA, data memory compression, a custom low leakage memory cell. and adaptive leakage management in data memory, Measurements show that Phoenix consumes 29.6pW in sleep mode and 2.8pJ/cycle in active mode.
引用
收藏
页码:188 / 189
页数:2
相关论文
共 9 条
[1]  
ALBANO F, 2007, J POWER SOURCES, P170
[2]  
CALHOUN B, 2005, INT SOL STAT CIRC C
[3]  
CHANG L, 2005, S VLSI TECHN
[4]  
HANSON S, 2007, S VLSI CIRC
[5]  
KIM C, 2003, T VLSI SYSTEMS, V11
[6]  
LIN Y, 2007, CUST INT CIRC C
[7]  
SEOK M, 2007, DES AUT C
[8]  
WANG A, 2004, INT SOL STAT CIRC C
[9]  
ZHAI B, 2006, S VLSI CIRC