共 12 条
[2]
BAINBRIDGE W, 2000, ASYNCHRONOUS SYSTEM
[3]
Delay insensitive system-on-chip interconnect using 1-of-4 data encoding
[J].
SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS,
2001,
:118-126
[4]
CHAKRABORTY A, 2003, P ASYNC 2003
[5]
Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
[6]
DUPONT E, 2002, P DATE 02
[7]
MOLNAR C, 2000, P 6 INT S AS CIRC SY, V1, P138
[8]
Nicolaidis M., 1999, 17 IEEE VLSI TEST S
[9]
SEITZ CL, 1980, LAMBDA, V1, P10