Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain

被引:249
作者
Abdi, Dawit B. [1 ]
Kumar, M. Jagadesh [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India
关键词
Ambipolarity; overlapping gate-on-drain; TFET; tunneling barrier width; overlap length; TRANSISTORS;
D O I
10.1109/JEDS.2014.2327626
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have demonstrated that overlapping the gate on the drain can suppress the ambipolar conduction, which is an inherent property of a tunnel field effect transistor (TFET). Unlike in the conventional TFET where the gate controls the tunneling barrier width at both source-channel and channel-drain interfaces for different polarity of gate voltage, overlapping the gate on the drain limits the gate to control only the tunneling barrier width at the source-channel interface irrespective of the polarity of the gate voltage. As a result, the proposed overlapping gate-on-drain TFET exhibits suppressed ambipolar conduction even when the drain doping is as high as 1 x 10(19) cm(-3).
引用
收藏
页码:187 / 190
页数:4
相关论文
共 13 条
[1]  
[Anonymous], 2014, ATLAS DEV SIM SOFTW
[2]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[3]   Hetero-Gate-Dielectric Tunneling Field-Effect Transistors [J].
Choi, Woo Young ;
Lee, Woojun .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) :2317-2319
[4]   An analysis on the ambipolar current in Si double-gate tunnel FETs [J].
Hraziia ;
Vladimirescu, Andrei ;
Amara, Amara ;
Anghel, Costin .
SOLID-STATE ELECTRONICS, 2012, 70 :67-72
[5]  
Jing Wan, 2010, ESSDERC 2010 - 40th European Solid State Device Research Conference, P341, DOI 10.1109/ESSDERC.2010.5618222
[6]  
Krishnamohan T, 2008, INT EL DEVICES MEET, P947
[7]   Doping-Less Tunnel Field Effect Transistor: Design and Investigation [J].
Kumar, M. Jagadesh ;
Janardhanan, Sindhu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (10) :3285-3290
[8]   Estimation and Compensation of Process-Induced Variations in Nanoscale Tunnel Field-Effect Transistors for Improved Reliability [J].
Saurabh, Sneh ;
Kumar, M. Jagadesh .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2010, 10 (03) :390-395
[9]   Impact of Strain on Drain Current and Threshold Voltage of Nanoscale Double Gate Tunnel Field Effect Transistor: Theoretical Investigation and Analysis [J].
Saurabh, Sneh ;
Kumar, M. Jagadesh .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (06)
[10]   Low-Voltage Tunnel Transistors for Beyond CMOS Logic [J].
Seabaugh, Alan C. ;
Zhang, Qin .
PROCEEDINGS OF THE IEEE, 2010, 98 (12) :2095-2110