The instruction systolic array in image processing applications

被引：14
作者：
Schimmler, M [1 ]
Lang, HW [1 ]
机构：
[1] ISATEC SOFT & HARDWARE GMBH,D-24118 KIEL,GERMANY
来源：
VISION SYSTEMS: SENSORS, SENSOR SYSTEMS, AND COMPONENTS | 1996年 / 2784卷
关键词：
parallel processing; instruction systolic array; median filter; FFT; computer tomography;
D O I：
10.1117/12.248524
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
引用
收藏
页码：136 / 144
页数：9
相关论文
共 50 条
  • [21] A fast full multigrid solver for applications in image processing
    Stuermer, M.
    Koestler, H.
    Ruede, U.
    NUMERICAL LINEAR ALGEBRA WITH APPLICATIONS, 2008, 15 (2-3) : 187 - 200
  • [22] FPGA based Filter Architecture for Image Processing Applications
    Saranya, C.
    Kaviya, R.
    Keerthana, A. K.
    Abishek, M.
    2024 4TH INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND SOCIAL NETWORKING, ICPCSN 2024, 2024, : 231 - 235
  • [23] An Array Computer for Low-and Intermediate-Level Image Processing
    Dong, Kaikun
    Liu, Yang
    Guo, Li
    Hu, Mingzeng
    NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 447 - 451
  • [24] PARALLEL PROCESSING ARCHITECTURE FOR THE EFFICIENT USE OF MEMORY IN IMAGE-PROCESSING APPLICATIONS
    FARUQUE, A
    FONG, DYS
    BRAY, DW
    OPTICAL ENGINEERING, 1991, 30 (07) : 994 - 1004
  • [25] Conical systolic array for matrix inversion
    Shahhoseini, HS
    Khayatzadeh, A
    Naderi, M
    IASTED: PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON MODELLING AND SIMULATION, 2003, : 303 - 306
  • [26] Error Resilient GPU Accelerated Image Processing for Space Applications
    Davidson, R. L.
    Bridges, C. P.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 29 (09) : 1990 - 2003
  • [27] AN OPTIMAL SYSTOLIC ARRAY FOR THE ALGEBRAIC PATH PROBLEM
    LEWIS, PS
    KUNG, SY
    IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (01) : 100 - 105
  • [28] Comparing FPGAs and GPUs for high-performance image processing applications
    Kelmelis, Eric J.
    Ortiz, Fernando E.
    Curt, Petersen F.
    Bodnar, Michael R.
    Spagnoli, Kyle E.
    Paolini, Aaron L.
    Price, Daniel K.
    VISUAL INFORMATION PROCESSING XIX, 2010, 7701
  • [29] SYSTOLIC ARRAY ARCHITECTURE FOR 2-DIMENSIONAL DECONVOLUTION
    JARAGH, MH
    HUSSAIN, MGM
    COMPUTERS & ELECTRICAL ENGINEERING, 1994, 20 (03) : 233 - 241
  • [30] New systolic array architecture for finite field division
    Ibrahim, Atef
    Elsimary, Hamed
    Gebali, Fayez
    IEICE ELECTRONICS EXPRESS, 2018, 15 (11):
12345