Board-Level Shear, Bend, Drop and Thermal Cycling Reliability of Lead-Free Chip Scale Packages with Partial Underfill: A Low-Cost Alternative to Full Underfill

被引:0
|
作者
Shi, Hongbin [1 ]
Tian, Cuihua [1 ]
Pecht, Michael
Ueda, Toshitsugu [1 ]
机构
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Wakamatsu Ku, Kitakyushu, Fukuoka 8080135, Japan
来源
PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE | 2012年
关键词
ASSEMBLIES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Full capillary flow underfill (FCFU) has been proven to be effective in improving the board-level mechanical reliability of lead-free (LF) area array packages (AAPs). However, the FCFU may have negative effects on the thermal cycling reliability of AAPs depending on the material properties of underfills, including coefficients of thermal expansion, glass transition temperature, modulus, and adhesion strength. In addition, the increased cost, time-consuming processes, and poor reworkability caused by the application of FCFU have also hindered the widespread use of the board-level underfills. In order to address these challenges, a partial capillary flow underfill (PCFU) or corner-only underfill approach was developed. However, data are scarce for board-level solder joint reliability of LF AAPs with PCFU, especially for portable electronics applications. In this paper, the overall reliability of LF chip scale packages (CSPs) with FCFU and PCFU was comparatively studied using the AAP-to-board interconnection shear test, monotonic 3-point bending test, vertical free drop test, and thermal cycling test. One set of non-underfilled CSP assemblies was tested as the control. The test results indicated that the mechanical performance of underfilled CSPs was significantly enhanced compared to the CSPs without underfill, especially for drop reliability. However, the characteristic life values of CSPs with FCFU and PCFU during the thermal cycling test were reduced by 15% and 8%, respectively. The improvement in overall board-level solder joint reliability of LF CSPs provided by the PCFU was comparable to that of the FCFU. Hence, partial underfill can be used as a good alternative to full underfill. Failure analysis demonstrated that the dominant failure mode was PCB pad cratering in shear and bending test, and the brittle fracture at the CSP intermetallic compound/solder interface was dominant for all the test groups under drop loading conditions. In contrast, the failure mechanisms of the underfilled and control boards were different during the thermal cycling test: PCB pad cratering and bulk solder fatigue crack were found in the CSPs with and without underfill, respectively.
引用
收藏
页码:774 / 785
页数:12
相关论文
共 11 条
  • [1] Effect of board-level reflow on adhesion between lead-free solder and underfill in flip-chip BGA packages
    Tang, Zhenming
    Park, Seungbae
    Lee, H. C. John
    Chung, Soonwan
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2007, VOL 5: ELECTRONICS AND PHOTONICS, 2008, : 9 - 14
  • [2] Reliability study of board-level lead-free interconnections under sequential thermal cycling and drop impact
    Zhang, Bo
    Ding, Han
    Sheng, Xinjun
    MICROELECTRONICS RELIABILITY, 2009, 49 (05) : 530 - 536
  • [3] Transient analysis of board-level drop response of lead-free chip-scale packages with experimental verifications
    Yeh, CL
    Lai, YS
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 695 - 700
  • [4] Effect of power cycling duration on coupled power and thermal cycling reliability of board-level chip-scale packages
    Wang, TH
    Lai, YS
    Lee, CC
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 119 - 124
  • [5] A Comprehensive Analysis of the Thermal Cycling Reliability of Lead-Free Chip Scale Package Assemblies with Various Reworkable Board-Level Polymeric Reinforcement Strategies
    Shi, Hongbin
    Tian, Cuihua
    Yu, Daquan
    Ueda, Toshitsugu
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 958 - 969
  • [6] Influence of Power Cycling Durations on Thermal and Fatigue Reliability Characteristics of Board-Level Chip-Scale Packages
    Wang, Tong Hong
    Lee, Chang-Chi
    Lai, Yi-Shao
    Lee, Kuo-Yuan
    JOURNAL OF ELECTRONIC PACKAGING, 2009, 131 (01) : 0110011 - 0110015
  • [7] Board-Level Solder Joint Reliability of Edge- and Corner-Bonded Lead-Free Chip Scale Package Assemblies Subjected to Thermal Cycling
    Shi, Hongbin
    Tian, Cuihua
    Ueda, Toshitsugu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (04)
  • [8] Reliability evaluations for board-level chip-scale packages under coupled power and thermal cycling test conditions
    Wang, Tong Hong
    Lai, Yi-Shao
    Lin, Yu-Cheng
    MICROELECTRONICS RELIABILITY, 2008, 48 (01) : 132 - 139
  • [9] Lead-Free Solder Material and Chip Thickness Impact on Board-Level Reliability for Low-K WLCSP
    Chen, K. M.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (02): : 340 - 347
  • [10] Board Level Reliability assessment of Wafer Level Chip Scale Packages for SACQ, a lead-free solder with a novel life prediction model
    Muthuraman, Balaji Nandhivaram
    Canete, Baltazar
    2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,