Power amplifier resilient design for process, voltage, and temperature variations

被引：3

作者：

Yuan, J. S. ^{[1
]}

Kritchanchai, E. ^{[1
]}

机构：

[1] Univ Cent Florida, Dept Elect Engn & Comp Sci, Orlando, FL 32816 USA

来源：

MICROELECTRONICS RELIABILITY | 2013年 / 53卷 / 06期

关键词：

Power amplifiers;

D O I：

10.1016/j.microrel.2013.02.003

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents RF power amplifier adaptive body bias compensation technique for output power and power-added efficiency resilient to process, supply voltage, and temperature (PVT) variations. The adaptive body biasing scheme uses a current source for PVT sensing to provide resilience through the threshold voltage adjustment to maintain power amplifier performance over a wide range of variability. Analytical equations are derived for physical insight. ADS simulation results show that the resilient body biasing design improves the robustness of the power amplifier in output power and power-added efficiency over process, supply voltage, and temperature variations. (C) 2013 Elsevier Ltd. All rights reserved.

引用

页码：856 / 860

页数：5

共 15 条

[1]

Baker R. J., 2010, CMOS CIRCUIT DESIGN

[2]

Blish R, 2003, 03024377ATR INT SEM

[3] A 14-bit 200-MHz current-steering DAC with switching-sequence post-adjustment calibration [J].

Chen, Tao ;

Gielen, Georges G. E. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (11) :2386-2394

[4]

Dierickx B., 2007, SCALING 90 NM DESIGN

[5] Process and Temperature Compensation for RF Low-Noise Amplifiers and Mixers [J].

Gomez, Didac ;

Sroka, Milosz ;

Gonzalez Jimenez, Jose Luis .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (06) :1204-1211

[6] On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures [J].

Kang, Kunhyuk ;

Park, Sang Phill ;

Kim, Keejong ;

Roy, Kaushik .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (02) :270-280

[7] Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits [J].

Kim, Tae-Hyoung ;

Persaud, Randy ;

Kim, Chris H. .

2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, :122-123

[8]

Kumar SV, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P210

[9] CMOS RF Power Amplifier Variability and Reliability Resilient Biasing Design and Analysis [J].

Liu, Yidong ;

Yuan, Jiann-Shiun .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) :540-546

[10]

Papanikolaou A, 2006, IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, P342

← 1 2 →