An opamp-free second-order noise-shaping SAR ADC with 4x passive gain using capacitive charge pump

被引:0
作者
Yi, Pinyun [1 ]
Zhu, Zhangming [2 ]
Li, Dengquan [2 ]
Fang, Liang [1 ]
机构
[1] Natl Univ Def Technol, Coll Comp, State Key Lab High Performance Comp, Changsha 410073, Peoples R China
[2] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
SAR ADC; Passive gain; Energy efficient; Noise analysis; Robustness analysis;
D O I
10.1007/s10470-020-01699-6
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a compact and robust opamp-free noise shaping (NS) successive approximation register (SAR) analog-to-digital converter (ADC). The proposed NS SAR ADC adopts extra one passive feed-forward path summing in realizing second-order noise shaping with the minimum modification to a standard SAR. Compared with previous works, the noise sources of residue sampling and first-order integration on filter capacitors are obviated. It implements 4x passive gain by capacitive charge-pump techniques that compensates the partial loss of residue voltage and relaxes the specifications of comparator. According to the behavioral modeling and simulation results, an ENOB of 16.88-bit is achieved based on a 10-bit DAC array, at the OSR of 16. Through utilizing the Monte Carlo simulation, the proposed ADC architecture is proven to be a robust system.
引用
收藏
页码:125 / 133
页数:9
相关论文
共 7 条
[1]  
Chen ZJ, 2016, IEEE ASIAN SOLID STA, P309, DOI 10.1109/ASSCC.2016.7844197
[2]   A 9.35-ENOB, 14.8 fJ/conv.-step Fully-Passive Noise-Shaping SAR ADC [J].
Chen, Zhijie ;
Miyahara, Masaya ;
Matsuzawa, Akira .
IEICE TRANSACTIONS ON ELECTRONICS, 2016, E99C (08) :963-973
[3]  
Fredenburg J., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P468, DOI 10.1109/ISSCC.2012.6177094
[4]   160 MS/s 20 MHz bandwidth third-order noise shaping SAR ADC [J].
Ghaedrahmati, Hanie ;
Zhou, Jianjun .
ELECTRONICS LETTERS, 2018, 54 (03) :128-130
[5]  
Guo WJ, 2017, SYMP VLSI CIRCUITS, pC236, DOI 10.23919/VLSIC.2017.8008492
[6]   A 0.029-mm2 17-fJ/Conversion-Step Third-Order CT ΔΣ ADC With a Single OTA and Second-Order Noise-Shaping SAR Quantizer [J].
Liu, Jiaxin ;
Li, Shaolan ;
Guo, Wenjuan ;
Wen, Guangjun ;
Sun, Nan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (02) :428-440
[7]   Fully passive third-order noise shaping SAR ADC [J].
Payandehnia, P. ;
Mirzaie, H. ;
Maghami, H. ;
Muhlestein, J. ;
Temes, G. C. .
ELECTRONICS LETTERS, 2017, 53 (08) :528-530