InP hot electron transistors with emitter mesa fabricated between gate electrodes for reduction in emitter-gate gate-leakage current

被引:3
作者
Takeuchi, K [1 ]
Maeda, H [1 ]
Nakagawa, R [1 ]
Miyamoto, Y [1 ]
Furuya, K [1 ]
机构
[1] Tokyo Inst Technol, Dept Phys Elect, Meguro Ku, Tokyo 1528552, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS | 2004年 / 43卷 / 2A期
关键词
hot electron transistor; ballistic blectron; free-standing tungsten wires; InP; emitter mesa;
D O I
10.1143/JJAP.43.L183
中图分类号
O59 [应用物理学];
学科分类号
摘要
We proposed and fabricated a hot electron transistor in which an electron propagates only through an intrinsic semiconductor. In this transistor, an emitter mesa was fabricated between gate electrodes to reduce the gate leakage current from the emitter to the gate. To suppress the current leakage from the emitter and the gate pads, free-standing tungsten wires were also fabricated. The measured I-V characteristics at 20 K showed effective control of collector current by gate bias. When the device was operated, it was confirmed that the gate-leakage current from the emitter to the gate was smaller than the collector current. The calculated transconductance g(m) was approximately 10 mS/mm.
引用
收藏
页码:L183 / L186
页数:4
相关论文
共 5 条
[1]   Reduction of base-collector capacitance in submicron InP/GaInAs heterojunction bipolar transistors with buried tungsten wires [J].
Arai, T ;
Yamagami, S ;
Miyamoto, Y ;
Furuya, K .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2001, 40 (7B) :L735-L737
[2]   Toward nano-metal buried structure in InP-20 nm wire and InP buried growth of tungsten [J].
Arai, T ;
Tobita, H ;
Harada, Y ;
Suhara, M ;
Miyamoto, Y ;
Furuya, K .
PHYSICA E, 2000, 7 (3-4) :896-901
[3]  
ARAI T, 1999, 11 INT C IND PHOSPH, P183
[4]  
TAKEUCHI K, 2002, 2002 INT MICR NAN C, P42
[5]  
WERNERSSON LE, 2001, I PHYS C SER, V170, P81