Integration of a power supply for system-on-chip

被引:0
作者
Matsumoto, S
Mino, M
Yachi, T
机构
关键词
power supply; system-on-chip; power IC; SOI; thin-film magnetic device;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Integrating the power supply and signal processing circuit into one chip is an important step towards achieving a system-on-chip. This paper reviews and looks at the current technologies and their trends for power supply components such as DC-DC converters, intelligent power LSIs, and thin-film magnetic devices for the system-on-chip. A device structure has been proposed for the system-on-chip that is based on a quasi-SOI technique, in which the buried oxide layer is partially removed from the SOI substrate. In this structure, the CMOS devices for the digital signal-processing circuit and the bipolar transistors are formed in a conventional SOI region, and the CMOS analog devices and high-voltage devices are formed in a quasi-SOI region.
引用
收藏
页码:276 / 282
页数:7
相关论文
共 50 条
  • [21] Exploiting concurrency in system-on-chip verification
    Xu, Justin
    Lim, Cheng-Chew
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 836 - +
  • [22] HIBI communication network for system-on-chip
    Salminen, Erno
    Kangas, Tero
    Hamalainen, Timo D.
    Riihimaki, Jouni
    Lahtinen, Vesa
    Kuusilinna, Kimmo
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 43 (2-3): : 185 - 205
  • [23] System-on-Chip Architecture for Speech Recognition
    Wu, Gin-Der
    Kuo, Kuei-Ting
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2010, 26 (03) : 1073 - 1089
  • [24] Structural Package and Board Design Approach for System-on-Chip Power Delivery Analysis
    Lee, Wai Ling
    Quek, Li Chuang
    2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 237 - 242
  • [25] A high-performance low-power system-on-chip platform architecture
    Erdogan, AT
    Arslan, T
    Lo, WC
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2002, 27 (04): : 155 - 158
  • [26] Power-mode-aware Memory Subsystem Optimization for Low-power System-on-Chip Design
    Strobel, Manuel
    Radetzki, Martin
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [27] SOCCOM: Automated Synthesis of System-on-Chip Architectures
    Nath, Atul Prasad Deb
    Raj, Kshitij
    Bhunia, Swarup
    Ray, Sandip
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (04) : 449 - 462
  • [28] Design and Evaluation of a System-on-Chip based Modulator
    Singh, Vinita
    Manikandan, J.
    2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY, 2019, : 13 - 17
  • [29] Mitigating Soft Errors in System-on-chip Design
    Yu, Hai
    Fan Xiaoya
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 1260 - +
  • [30] Multimedia terminal system-on-chip design and simulation
    Barbieri, I
    Bariani, M
    Scotto, A
    Raggio, M
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (16) : 2694 - 2700