A DBR scheduling method for manufacturing environments with bottleneck re-entrant flows

被引:17
作者
Wu, HH [1 ]
Yeh, ML [1 ]
机构
[1] Chung Hua Univ, Inst Management Technol, Hsinchu 300, Taiwan
关键词
TOC (theory of constraints); DBR (drum-buffer-rope); bottleneck scheduling; drum development method; bottleneck re-entrant flows;
D O I
10.1080/00207540500362187
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Implementing the drum-buffer-rope (DBR) management system effectively increases throughput, lowers work in process (WIP), shortens cycle time, and improves on-time delivery performance. However, implementing DBR is di. cult and complex in manufacturing environments with bottleneck re-entrant flows, such as semiconductor wafer manufacturing plants, IC substrate manufacturing plants, and multilayer board manufacturing plants. The lack of a drum development method for these environments is a key problem. That is, several bottleneck operations of a lot will appear on the drum in various locations. Ensuring proper sequencing of bottleneck operations and providing sufficient time between adjacent bottleneck operations of a lot requires a method in the drum development process. A drum development method for manufacturing environments with bottleneck re-entrant flows is proposed. This method can ensure the effective sequencing of bottleneck operations and provide sufficient time between adjacent bottleneck operations of a lot within a drum. In addition, a detailed exploration of the principles and algorithm in this method is presented. A numeric example and a real-life IC substrate manufacturing case are utilized to evaluate the application of the proposed method. Employing this proposed methodology will facilitate manufacturing plants with bottleneck re-entrant flows to successfully implement an effective DBR management system.
引用
收藏
页码:883 / 902
页数:20
相关论文
共 24 条
[1]  
CORBETT T, 2001, PROD INVENT MANAGE J, P17
[2]  
Goldratt E.M., 1990, HAYSTACK SYNDROME
[3]  
Goldratt E.M., 1986, RACE, V1st
[4]  
GOLDRATT EM, 1986, GOAL
[5]  
GOLDRATT EM, 1990, WHAT THING CALLED TH
[6]   Finite-capacity production planning algorithms for a semiconductor wafer fabrication facility [J].
Horiguchi, K ;
Raghavan, N ;
Uzsoy, R ;
Venkateswaran, S .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2001, 39 (05) :825-842
[7]   Manufacturing system modeling for productivity improvement [J].
Huang, SH ;
Dismukes, JP ;
Shi, J ;
Su, Q ;
Wang, G ;
Razzak, MA ;
Robinson, DE .
JOURNAL OF MANUFACTURING SYSTEMS, 2002, 21 (04) :249-259
[8]  
Kayton D., 1997, Production and Inventory Management Journal, V38, P51
[9]   Effects of dispatching and down time on the performance of wafer fabs operating under theory of constraints [J].
Kayton, D ;
Teyner, T ;
Schwartz, C ;
Uzsoy, R .
NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, :49-56
[10]   Investigation of flow mechanisms in semiconductor wafer fabrication [J].
Kim, S ;
Davis, KR ;
Cox, JF .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2003, 41 (04) :681-698