Process development and edge-placement yield modeling of alternating-material self-aligned multiple patterning

被引:2
作者
Han, Ting [1 ]
Liu, Hongyi [1 ]
Chen, Yijian [1 ]
机构
[1] Peking Univ, Shenzhen Univ Town, Shenzhen Grad Sch, Sch Elect & Comp Engn, Shenzhen 518055, Peoples R China
来源
JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS | 2016年 / 15卷 / 03期
基金
中国国家自然科学基金;
关键词
edge-placement errors; alternating-material self-aligned multiple patterning; selective etching; probability of failure; layout decomposition and synthesis; LAYOUT DECOMPOSITION; CUT-PROCESS; LITHOGRAPHY;
D O I
10.1117/1.JMM.15.3.031609
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose and discuss a modular technology to reduce the edge-placement-error effect by combining selective etching and alternating-material ( dual-material) self-aligned multiple patterning (altSAMP) processes. A geometrical cut-process yield model considering the joint effect of overlay errors, cut-hole, and line CD variations is developed to analyze its patterning performance. In addition to the contributions from the above three process variations, the impacts of key control parameters ( such as cut-hole overhang and etching selectivity) on the patterning yield are examined. It is shown that the optimized altSAMP patterning process significantly improves the patterning yield compared with conventional SAMP processes, especially when the half pitch of device patterns is driven down to 7 nm and below. Moreover, the corresponding layout decomposition and synthesis strategy are also discussed. The experimental results of altSAMP process development and material screening are reported. (C) 2016 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:11
相关论文
共 18 条
[1]  
Borodovsky Y., 2015, SPIE ADV LITHOGRAPHY
[2]   A Comparative Study of Self-Aligned Quadruple and Sextuple Patterning Techniques for Sub-15nm IC Scaling [J].
Chen, Yijian ;
Kang, Weiling ;
Zhang, Pan .
OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
[3]   A Framework for Exploring the Interaction Between Design Rules and Overlay Control [J].
Ghaida, Rani S. ;
Gupta, Mukul ;
Gupta, Puneet .
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVII, 2013, 8681
[4]   A Paradigm Shift in Patterning Foundation from Frequency Multiplication to Edge-Placement Accuracy - A Novel Processing Solution by Selective Etching and Alternating-Material Self-Aligned Multiple Patterning [J].
Han, Ting ;
Liu, Hongyi ;
Chen, Yijian .
ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES VIII, 2016, 9777
[5]  
ITRS (International Technology Roadmap for Semiconductors), 2013, REP LITH
[6]  
Jiang K., 2013, Proceedings of the 25th International Conference on Scientific and Statistical Database Management, P1
[7]   Process Characteristics and Layout Decomposition of Self-aligned Sextuple Patterning [J].
Kang, Weiling ;
Chen, Yijian .
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII, 2013, 8684
[8]  
Karl E., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P230, DOI 10.1109/ISSCC.2012.6176988
[9]  
May G.S., 2006, Fundamentals of Semiconductor Manufacturing and Process Control, P25, DOI DOI 10.1002/0471790281.CH2
[10]   Performance overview and outlook of EUV lithography systems [J].
Pirati, Alberto ;
Peeters, Rudy ;
Smith, Daniel ;
Lok, Sjoerd ;
Minnaert, Arthur ;
van Noordenburg, Martijn ;
Mallmann, Joerg ;
Harned, Noreen ;
Stoeldraijer, Judon ;
Wagner, Christian ;
Zoldesi, Carmen ;
van Setten, Eelco ;
Finders, Jo ;
de Peuter, Koen ;
de Ruijter, Chris ;
Popadic, Milos ;
Huang, Roger ;
Lin, Martin ;
Chuang, Frank ;
van Es, Roderik ;
Beckers, Marcel ;
Brandt, David ;
Farrar, Nigel ;
Schafgans, Alex ;
Brown, Daniel ;
Boom, Herman ;
Meiling, Hans ;
Kool, Ron .
EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY VI, 2015, 9422