Interconnect crosstalk noise evaluation in deep-submicron technologies

被引：6

作者：

Liu, Xiaoxiao ^{[1
]}

Ma, Guangsheng ^{[1
]}

Shao, Jingbo ^{[1
]}

Yang, Zhi ^{[1
]}

Wang, Guanjun ^{[1
]}

机构：

[1] Harbin Engn Univ, Coll Comp Sci & Technol, Harbin 150001, Peoples R China

来源：

MICROELECTRONICS RELIABILITY | 2009年 / 49卷 / 02期

基金：

中国国家自然科学基金;

关键词：

Probability density function - Crosstalk - Independent component analysis - Gaussian noise (electronic);

D O I：

10.1016/j.microrel.2008.11.013

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

To solve the crosstalk noise problem in deep-submicron technologies, a statistical method for analyzing crosstalk noise with reduced distributed RC-it model is proposed in this paper. First, quiet aggressor net and tree branch reduction techniques are introduced into the distributed RC-pi model, and a new spatial correlation model for both Gaussian and non-Gaussian process variations among segments is created. Then, principal components analysis (PCA) and independent component analysis (ICA) techniques are applied to reduce correlations of process variations. Finally, the moment matching scheme is used to obtain the probability density function (PDF) of crosstalk noise in victim coupled with multiple aggressors. Experimental results show that our method maintains the efficiency of previous approaches, and significantly improves on their accuracy. (C) 2008 Elsevier Ltd. All rights reserved.

引用

页码：170 / 177

页数：8

共 50 条

[1] Deep-submicron noise
MacDonald, JF
McBride, J
Nagaraj, NS
Zhang, XN
Shepard, KL
IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (04): : 82 - 88
[2] Interconnect modeling in deep-submicron design
Jung, WY
Oh, SY
Kong, JT
Lee, KH
IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (08) : 1311 - 1316
[3] Deep-submicron placement minimizing crosstalk
Cho, JD
Cho, JY
VLSI DESIGN, 2001, 12 (01) : 1 - 12
[4] Eliminate deep-submicron noise
Moretti, G
EDN, 2000, 45 (11) : 20 - 20
[5] Tools target deep-submicron interconnect delay
不详
IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 8 - 9
[6] Eliminate deep-submicron noise
2000, Cahners Bus Inf, Highlands Ranch, CO, USA (45)
[7] Interconnect strategy in deep-submicron DRAM technology
Wee, JK
Kim, SH
Park, YJ
Kim, SJ
Chung, JY
PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 345 - 348
[8] Effects of temperature in deep-submicron global interconnect optimization
Casu, MR
Graziano, M
Piccinini, G
Masera, G
Zamboni, M
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 90 - 100
[9] A model for crosstalk noise evaluation in deep submicron processes
Sabet, PB
Ilponse, F
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 139 - 144
[10] On the oxide thickness extraction in deep-submicron technologies
Vincent, E
Ghibaudo, G
Morin, G
Papadas, C
1997 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES - PROCEEDINGS, 1997, : 105 - 110

← 1 2 3 4 5 →