Configurable 3D-integrated focal-plane cellular sensor-processor array architecture

被引:19
作者
Foldesy, Peter [1 ,2 ]
Zarandy, Akos [1 ,2 ]
Rekeczky, Csaba [1 ,2 ]
机构
[1] Hungarian Acad Sci, Comp & Automat Res Inst, Cellular Sensory & Wave Comp Res Lab, H-1111 Budapest, Hungary
[2] Eutecus Inc, Berkeley, CA USA
关键词
focal plane; sensor-processor; parallel processing; SIMD; 3D integration;
D O I
10.1002/cta.509
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Mixed-signal cellular visual microprocessor architecture with digital processors is described. An Application Specific Integrated Circuit (ASIC) implementation is also demonstrated. The architecture is composed of a regular sensor readout circuit array, prepared for 3D face-to-face-type integration, and one or several cascaded array of mainly identical (single instruction multiple data, SIMD) processing elements. The individual array elements were derived from the same general Hardware Description Language (HDL) description and could be of different sizes, aspect ratio, and computing resources. Copyright (c) 2008 John Wiley & Sons, Ltd.
引用
收藏
页码:573 / 588
页数:16
相关论文
共 36 条
[1]  
*AN COMP LTD, BI I REAL TIM INT CA
[2]  
[Anonymous], ISSCC
[3]   Vertically integrated sensors for advanced imaging applications [J].
Benthien, S ;
Lulé, T ;
Schneider, B ;
Wagner, M ;
Verhoeven, M ;
Böhm, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) :939-945
[4]  
BOLOTSKI M, 1996, THESIS MIT
[5]   Optical efficiency of image sensor pixels [J].
Catrysse, PB ;
Wandell, BA .
JOURNAL OF THE OPTICAL SOCIETY OF AMERICA A-OPTICS IMAGE SCIENCE AND VISION, 2002, 19 (08) :1610-1620
[6]  
DIAMANTARAS KI, 1990, IEEE INT S CIRC SYST, V2, P1442
[7]  
DUDEK P, 2004, ACCURACY EFFICIENCY, P123
[8]  
EDWARD R, 1992, DOUGHERTY J ASTOLA M
[9]  
El Gamal A, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P805, DOI 10.1109/IEDM.2002.1175960
[10]  
El Gamal A., 2002, INT SOL STAT CIRC C