Mobility Enhancement and Gate-Induced-Drain-Leakage Analysis of Strained-SiGe Channel p-MOSFETs with Higher-κ LaLuO3 Gate Dielectric

被引:4
|
作者
Yu Wen-Jie [1 ]
Zhang Bo [1 ]
Liu Chang [1 ]
Xue Zhong-Ying [1 ]
Chen Ming [1 ]
Zhao Qing-Tai [2 ,3 ]
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, State Key Lab Funct Mat Informat, Shanghai 200050, Peoples R China
[2] Forschungszentrum Julich, PGI 9, D-52425 Julich, Germany
[3] JARA Fundamentals Future Intormat Technol, D-52425 Julich, Germany
基金
中国国家自然科学基金;
关键词
Oxide semiconductors;
D O I
10.1088/0256-307X/31/1/016101
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A strained-SiGe p-channel metal-oxide-semiconductor-field-effect transistors (p-MOSFETS) with higher-kappa LaLuO3 gate dielectric was fabricated and electrically characterized. The novel higher-kappa (kappa similar to 30) gate dielectric, LaLuO3, was deposited by molecular-beam deposition and shows good quality for integration into the transistor. The transistor features good output and transfer characteristics. The hole mobility was extracted by the splitting C-V method and a value of 200 cm(2)/V.s was obtained for strong inversion conditions, which indicates that the hole mobility is well enhanced by SiGe channel and that the LaLuO3 layer does not induce additional significant carrier scattering. Gate induced drain leakage is measured and analyzed by using an analytical model. Band-to-band tunneling efficiencies under high and low fields are found to be different, and the tunneling mechanism is discussed.
引用
收藏
页数:4
相关论文
共 13 条
  • [1] LaLuO3 higher-κ dielectric integration in SOI MOSFETs with a gate-first process
    Nichau, A.
    Oezben, E. Durgun
    Schnee, M.
    Lopes, J. M. J.
    Besmehn, A.
    Luysberg, M.
    Knoll, L.
    Habicht, S.
    Mussmann, V.
    Luptak, R.
    Lenk, St.
    Rubio-Zuazo, J.
    Castro, G. R.
    Buca, D.
    Zhao, Q. T.
    Schubert, J.
    Mantl, S.
    SOLID-STATE ELECTRONICS, 2012, 71 : 19 - 24
  • [2] Characteristics of higher- κ dielectric LaLuO3 with TiN as gate stack
    Yu, W.
    Zhang, B.
    Zhao, Q. T.
    Buca, D.
    Nichau, A.
    Schubert, J.
    Wang, X.
    Mantl, S.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 514 - 516
  • [3] Hole Velocity Enhancement in Sub-100 nm Gate Length Strained-SiGe Channel p-MOSFETs on Insulator
    Gomez, L.
    Hashemi, P.
    Hoyt, J. L.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 163 - 164
  • [4] Hole mobility enhancement in strained-Si/strained-SiGe heterostructure p-MOSFETs fabricated on SiGe-on-insulator (SGOI)
    Cheng, ZY
    Jung, JW
    Lee, ML
    Pitera, AJ
    Hoyt, JL
    Antoniadis, DA
    Fitzgerald, EA
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (05) : L48 - L51
  • [5] 50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel
    Ikeda, K
    Yamashita, Y
    Endoh, A
    Fukano, T
    Hikosaka, K
    Mimura, T
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (11) : 670 - 672
  • [6] Integration of LaLuO3 (κ ∼ 30) as High-κ Dielectric on Strained and Unstrained SOI MOSFETs With a Replacement Gate Process
    Oezben, E. Durgun
    Lopes, J. M. J.
    Nichau, A.
    Schnee, M.
    Lenk, S.
    Besmehn, A.
    Bourdelle, K. K.
    Zhao, Q. T.
    Schubert, J.
    Mantl, S.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (01) : 15 - 17
  • [7] Equivalent Trap Energy Level Extraction for SiGe Using Gate-Induced-Drain-Leakage Current Analysis
    Liu Chang
    Yu Wen-Jie
    Zhang Bo
    Xue Zhong-Ying
    Wu Wang-Ran
    Zhao Yi
    Zhao Qing-Tai
    CHINESE PHYSICS LETTERS, 2014, 31 (10)
  • [8] New Observations in LOD Effect of 45-nm P-MOSFETs With Strained SiGe Source/Drain and Dummy Gate
    Cheng, Chung-Yun
    Fang, Yean-Kuen
    Hsieh, Jang-Cheng
    Yang, Sheng-Jier
    Sheu, Yi-Ming
    Hsia, Harry
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) : 1618 - 1623
  • [9] ROLES OF ELECTRON TRAPPING AND INTERFACE STATE GENERATION ON GATE-INDUCED DRAIN LEAKAGE CURRENT IN P-MOSFETS
    LO, GQ
    KWONG, DL
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (12) : 710 - 712
  • [10] Effect of interface-roughness scattering on mobility degradation in SiGe p-MOSFETs with a high-k dielectric/SiO2 gate stack
    Zhang Xue-Feng
    Xu Jing-Ping
    Lai Pui-To
    Li Chun-Xia
    Guan Jian-Guo
    CHINESE PHYSICS, 2007, 16 (12): : 3820 - 3826