Buck converter-based cascaded asymmetrical multilevel inverter with reduced components

被引:10
|
作者
Singh, Jiwanjot [1 ]
Dahiya, Ratna [1 ]
Saini, Lalit Mohan [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Kurukshetra, Haryana, India
来源
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS | 2018年 / 28卷 / 03期
关键词
buck converter; cascaded asymmetrical multilevel inverter; efficiency; nearest level control modulation; total harmonic distortion; MINIMUM NUMBER; TOPOLOGY;
D O I
10.1002/etep.2501
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new topology of the cascaded asymmetrical multilevel inverter (CAMI) has been presented. In the output voltage of the CAMI, a high number of levels are required to reduce the total harmonic distortion (THD). To increase the number of levels, more auxiliary H-bridges are required to connect with the MAIN H-bridge of the CAMI, which increases the number of components, cost, and space for installation. To solve this problem, a low-rating buck converter is connected with one of the auxiliary bridge. With this modification, any number of levels can be achieved in the output voltage with lesser number of circuit components. To show the ability of the proposed variable voltage CAMI, it is compared with existing cascaded multilevel inverter topologies in terms of number of semiconductor devices, the number of DC sources, variety of DC sources, total standing voltage, the number of semiconductor devices in the current path, efficiency, and THD. In this paper, simulation of the proposed topology with nearest level control modulation has been performed using MATLAB/SIMULINK environment. The output voltage, load current, power factor, power, and THD have been obtained by simulation of 21-level variable voltage CAMI and are validated by experiment results under a resistive and motor load. Hardware implementation has been done by compiling nearest level control modulation into dSPACE DS1104 R&D controller board.
引用
收藏
页数:17
相关论文
共 50 条
  • [21] A New 7-Level Asymmetrical Multilevel Inverter with Reduced Number of Sources and Switching Components
    Kamaldeep
    Kumar, Jagdish
    2016 7TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2016,
  • [22] Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components
    Farakhor, Amir
    Ahrabi, Rouzbeh Reza
    Ardi, Hossein
    Ravadanegh, Sajad Najafi
    IET POWER ELECTRONICS, 2015, 8 (06) : 1052 - 1060
  • [23] Novel Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches for Photovoltaic Applications
    Mudadla, Dhananjaya
    Sandeep, N.
    Rao, G. Rama
    2015 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY, INFORMATION AND COMMUNICATION (ICCPEIC), 2015, : 123 - 128
  • [24] Cascaded Multilevel Inverter Based on New Sub-Module Inverter with Reduced Number of Switching Devices
    Hosseinzadeh, Mohammad Ali
    Sarbanzadeh, Maryam
    Sarbanzadeh, Elham
    Rivera, Marco
    Babaei, Ebrahim
    Munoz, Javier
    2017 IEEE SOUTHERN POWER ELECTRONICS CONFERENCE (SPEC), 2017, : 276 - 281
  • [25] Design and simulation of cascaded and hybrid multilevel inverter with reduced number of semiconductor switches
    Pradhan, Ajoya Kumar
    Kar, Sanjeeb Kumar
    Mohanty, Mahendra Kumar
    Behra, Navneet
    INTERNATIONAL JOURNAL OF AMBIENT ENERGY, 2021, 42 (08) : 950 - 960
  • [26] Design and Implementation of Asymmetric Cascaded Multilevel Inverter with Optimal Components
    Chittathuru, Dhanamjayulu
    Padmanaban, Sanjeevikumar
    Prasad, Ramjee
    ELECTRIC POWER COMPONENTS AND SYSTEMS, 2021, 49 (4-5) : 361 - 374
  • [27] Performance Analysis of Cascaded Multilevel Inverter with Reduced Switched Topology
    Garapati, Durga Prasad
    Jegathesan, V
    Nalli, Praveen Kumar
    Bhukya, Ramu
    Bharathi, Bommina Sravani Vijaya
    Duvvuri, S. S. S. R. Sarathbabu
    2018 IEEE 8TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2018,
  • [28] Control of asymmetrical cascaded multilevel inverter for a grid-connected photovoltaic system
    Sinha, Akanksha
    Das, Madan Kumar
    Jana, Kartick Chandra
    IET RENEWABLE POWER GENERATION, 2019, 13 (09) : 1456 - 1465
  • [29] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [30] A Novel Structure of Cascaded Multilevel Inverter with High Voltage Level Generation Capability using Reduced Components
    Rout, Rojalin
    Roy, Tapas
    Choudhury, Tanmoy Roy
    Nayak, Byamakesh
    2018 NATIONAL POWER ENGINEERING CONFERENCE (NPEC), 2018,