Buck converter-based cascaded asymmetrical multilevel inverter with reduced components

被引:10
作者
Singh, Jiwanjot [1 ]
Dahiya, Ratna [1 ]
Saini, Lalit Mohan [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Kurukshetra, Haryana, India
来源
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS | 2018年 / 28卷 / 03期
关键词
buck converter; cascaded asymmetrical multilevel inverter; efficiency; nearest level control modulation; total harmonic distortion; MINIMUM NUMBER; TOPOLOGY;
D O I
10.1002/etep.2501
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new topology of the cascaded asymmetrical multilevel inverter (CAMI) has been presented. In the output voltage of the CAMI, a high number of levels are required to reduce the total harmonic distortion (THD). To increase the number of levels, more auxiliary H-bridges are required to connect with the MAIN H-bridge of the CAMI, which increases the number of components, cost, and space for installation. To solve this problem, a low-rating buck converter is connected with one of the auxiliary bridge. With this modification, any number of levels can be achieved in the output voltage with lesser number of circuit components. To show the ability of the proposed variable voltage CAMI, it is compared with existing cascaded multilevel inverter topologies in terms of number of semiconductor devices, the number of DC sources, variety of DC sources, total standing voltage, the number of semiconductor devices in the current path, efficiency, and THD. In this paper, simulation of the proposed topology with nearest level control modulation has been performed using MATLAB/SIMULINK environment. The output voltage, load current, power factor, power, and THD have been obtained by simulation of 21-level variable voltage CAMI and are validated by experiment results under a resistive and motor load. Hardware implementation has been done by compiling nearest level control modulation into dSPACE DS1104 R&D controller board.
引用
收藏
页数:17
相关论文
共 45 条
[1]   Transistor-Clamped H-Bridge Based Cascaded Multilevel Inverter With New Method of Capacitor Voltage Balancing [J].
Abd Rahim, Nasrudin ;
Elias, Mohamad Fathi Mohamad ;
Hew, Wooi Ping .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (08) :2943-2956
[2]   Developed cascaded multilevel inverter topology to minimise the number of circuit devices and voltage stresses of switches [J].
Ajami, Ali ;
Oskuee, Mohammad Reza Jannati ;
Mokhberdoran, Ataollah ;
Van den Bossche, Alex .
IET POWER ELECTRONICS, 2014, 7 (02) :459-466
[3]   A new cascade boost inverter for photovoltaic applications with minimum number of elements [J].
Alishah, Rasoul Shalchi ;
Barzegar, Mostafa ;
Nazarpour, Daryoosh .
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2015, 25 (07) :1241-1256
[4]  
[Anonymous], CONTROL STRATEGIES H
[5]  
[Anonymous], GLOB J ADV RES
[6]  
[Anonymous], 2009, P INTELEC 2009 31 IN
[7]  
[Anonymous], 2004 IEEE 35 ANN POW
[8]  
[Anonymous], ASYMMETRIC MULTILEVE
[9]   Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology [J].
Babaei, E. ;
Hosseini, S. H. ;
Gharehpetian, G. B. ;
Haque, M. Tarafdar ;
Sabahi, M. .
ELECTRIC POWER SYSTEMS RESEARCH, 2007, 77 (08) :1073-1085
[10]  
Babaei Ebrahim, 2007, International Conference on Electrical Machines and Systems 2007, P74