Buck converter-based cascaded asymmetrical multilevel inverter with reduced components

被引:10
|
作者
Singh, Jiwanjot [1 ]
Dahiya, Ratna [1 ]
Saini, Lalit Mohan [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Kurukshetra, Haryana, India
来源
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS | 2018年 / 28卷 / 03期
关键词
buck converter; cascaded asymmetrical multilevel inverter; efficiency; nearest level control modulation; total harmonic distortion; MINIMUM NUMBER; TOPOLOGY;
D O I
10.1002/etep.2501
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new topology of the cascaded asymmetrical multilevel inverter (CAMI) has been presented. In the output voltage of the CAMI, a high number of levels are required to reduce the total harmonic distortion (THD). To increase the number of levels, more auxiliary H-bridges are required to connect with the MAIN H-bridge of the CAMI, which increases the number of components, cost, and space for installation. To solve this problem, a low-rating buck converter is connected with one of the auxiliary bridge. With this modification, any number of levels can be achieved in the output voltage with lesser number of circuit components. To show the ability of the proposed variable voltage CAMI, it is compared with existing cascaded multilevel inverter topologies in terms of number of semiconductor devices, the number of DC sources, variety of DC sources, total standing voltage, the number of semiconductor devices in the current path, efficiency, and THD. In this paper, simulation of the proposed topology with nearest level control modulation has been performed using MATLAB/SIMULINK environment. The output voltage, load current, power factor, power, and THD have been obtained by simulation of 21-level variable voltage CAMI and are validated by experiment results under a resistive and motor load. Hardware implementation has been done by compiling nearest level control modulation into dSPACE DS1104 R&D controller board.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] DC to DC converter based Asymmetrical multilevel inverter with reduced number of components
    Singh, Jiwanjot
    Saini, Lalit Mohan
    Dahiya, Ratna
    Sood, Vijay
    2019 IEEE ELECTRICAL POWER AND ENERGY CONFERENCE (EPEC), 2019,
  • [2] A New Asymmetrical Cascaded Multilevel Inverter with Reduced Number of Components
    Vijeh, Mahdi
    Samadaei, Emad
    Rezanejad, Mohammad
    Vahedi, Hani
    Al-Haddad, Kamal
    IECON 2018 - 44TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2018, : 4429 - 4433
  • [3] A Novel Cascaded Asymmetrical Multilevel Inverter With Reduced Number of Switches
    Boora, Kamaldeep
    Kumar, Jagdish
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7389 - 7399
  • [4] Novel design of cascaded multilevel inverter with reduced number of components
    Angara, Bhogeswara Rao
    Tripathi, M. M.
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [5] Reduced Voltage Stress Asymmetrical Multilevel Inverter With Optimal Components
    Prasad, Devalraju
    Dhanamjayulu, C.
    IEEE ACCESS, 2022, 10 : 53546 - 53559
  • [6] New Cascaded Multilevel Inverter Configuration with Reduced Number of Components
    Hosseinzadeh, Mohammad Ali
    Sarbanzadeh, Maryam
    Babaei, Ebrahim
    Rivera, Marco
    Rothen, Jaime
    45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, : 3553 - 3558
  • [7] A Generalized Symmetrical and Asymmetrical Multilevel Inverter Topology with Reduced Number of Components
    Duraisamy, Ragul
    Venkatraman, Thiyagarajan
    RECENT ADVANCES IN POWER ELECTRONICS AND DRIVES, VOL 2, EPREC 2023, 2024, 1139 : 123 - 133
  • [8] A New Cascaded Multilevel Inverter for Modular Structure and Reduced Passive Components
    Das, Durbanjali
    Mahato, Bidyut
    Chandan, Bikramaditya
    Joshi, Hitesh
    Mahto, Kailash Kumar
    Das, Priyanath
    Fotis, Georgios
    Vita, Vasiliki
    Mann, Michael
    ELECTRONICS, 2024, 13 (17)
  • [9] Cascaded multilevel inverter based on symmetric-asymmetric DC sources with reduced number of components
    Saeedian, Meysam
    Adabi, Jafar
    Hosseini, Seyyed Mehdi
    IET POWER ELECTRONICS, 2017, 10 (12) : 1468 - 1478
  • [10] Design and Implementation of Asymmetrical Multilevel Inverter With Reduced Components and Low Voltage Stress
    Khasim, Shaik Reddi
    Dhanamjayulu, C.
    IEEE ACCESS, 2022, 10 : 3495 - 3511