Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA

被引：10
|
作者：
Sen, Bibhash [1 ]
Dutta, Manojit [1 ]
Banik, Debajyoty [1 ]
Singh, Dipak K. [1 ]
Sikdar, Biplab K. [2 ]
机构：
[1] Natl Inst Technol, Dept Comp Sci & Engn, Durgapur 713209, W Bengal, India
[2] Bengal Engn & Sci Univ, Dept Comp Sci & Technol, Sibpur 711103, W Bengal, India
来源：
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012) | 2012年
关键词：
Quantum-dot Cellular Automata (QCA); Reversible Arithmetic Logic Unit; Fault tolerant ALU;
D O I：
10.1109/ISED.2012.50
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This work targets design of reversible ALU (arithmetic logic unit) in QCA (Quantum-dot Cellular Automata) framework. The design is based on the reversible QCA structure (RQCA) introduced in this paper. A fault tolerant architecture of reversible ALU is also synthesized. The proposed designs are verified and evaluated over the existing ALU designs and found to be more efficient in terms of design complexity and quantum cost.
引用
收藏
页码：241 / 245
页数：5
相关论文
共 50 条
  • [41] Multifunctional reversible arithmetic logical unit design
    Li, Mingcui
    Zhou, Rigui
    Journal of Computational Information Systems, 2012, 8 (22): : 9407 - 9414
  • [42] Optimization Approaches for Designing Quantum Reversible Arithmetic Logic Unit
    Haghparast, Majid
    Bolhassani, Ali
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2016, 55 (03) : 1423 - 1437
  • [43] Optimization Approaches for Designing Quantum Reversible Arithmetic Logic Unit
    Majid Haghparast
    Ali Bolhassani
    International Journal of Theoretical Physics, 2016, 55 : 1423 - 1437
  • [44] Classical Arithmetic Logic Unit Embedded on Reversible/Quantum Circuit
    Khan, Mozammel H. A.
    2012 15TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2012, : 478 - 483
  • [45] Fault tolerant arithmetic unit using duplication and residue codes
    Tahir, Jamel M., 1600, Elsevier Science B.V., Amsterdam, Netherlands (18): : 2 - 3
  • [46] Design of a compact reversible fault tolerant field programmable gate array: A novel approach in reversible logic synthesis
    Shamsujjoha, Md.
    Babu, Hafiz Md. Hasan
    Jamal, Lafifa
    MICROELECTRONICS JOURNAL, 2013, 44 (06) : 519 - 537
  • [47] The Design of Arithmetic Logic Unit Based on ALM
    Zhang, Hui
    Wang, Zhi-Qiang
    Liu, Wei
    Tan, Zheng
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 1969 - 1973
  • [48] An optimized arithmetic logic unit in quantum-dot cellular automata (QCA) technology
    Abbasizadeh, Akram
    Mosleh, Mohammad
    Ahmadpour, Seyed-Sajad
    OPTIK, 2022, 262
  • [49] T-count and T-depth efficient fault-tolerant quantum arithmetic and logic unit
    Keshavarz, Sarallah
    Reshadinezhad, Mohammad Reza
    Moghimi, Shekoofeh
    QUANTUM INFORMATION PROCESSING, 2024, 23 (07)
  • [50] Fault Tolerant Schemes for QCA Systems
    Ma, Xiaojun
    Lombardi, Fabrizio
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 236 - 244
12345