Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA

被引：10
|
作者：
Sen, Bibhash [1 ]
Dutta, Manojit [1 ]
Banik, Debajyoty [1 ]
Singh, Dipak K. [1 ]
Sikdar, Biplab K. [2 ]
机构：
[1] Natl Inst Technol, Dept Comp Sci & Engn, Durgapur 713209, W Bengal, India
[2] Bengal Engn & Sci Univ, Dept Comp Sci & Technol, Sibpur 711103, W Bengal, India
来源：
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012) | 2012年
关键词：
Quantum-dot Cellular Automata (QCA); Reversible Arithmetic Logic Unit; Fault tolerant ALU;
D O I：
10.1109/ISED.2012.50
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This work targets design of reversible ALU (arithmetic logic unit) in QCA (Quantum-dot Cellular Automata) framework. The design is based on the reversible QCA structure (RQCA) introduced in this paper. A fault tolerant architecture of reversible ALU is also synthesized. The proposed designs are verified and evaluated over the existing ALU designs and found to be more efficient in terms of design complexity and quantum cost.
引用
收藏
页码：241 / 245
页数：5
相关论文
共 50 条
  • [31] Design of a practical fault-tolerant adder in QCA
    Kumar, Dharmendra
    Mitra, Debasis
    MICROELECTRONICS JOURNAL, 2016, 53 : 90 - 104
  • [32] An efficient hardware design of SIFT algorithm using fault tolerant reversible logic
    Pal, Chandrajit
    Das, Pabitra
    MandaF, Sudhindu Bikash
    Chakrabarti, Amlan
    Basu, Samik
    Ghosh, Ranjan
    2015 IEEE 2ND INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION SYSTEMS (RETIS), 2015, : 514 - 519
  • [33] Novel Feynman-Based Reversible and Fault-Tolerant Nano-communication Arithmetic Architecture Based on QCA Technology
    Bagherian Khosroshahy M.
    Abdoli A.
    Panahi M.M.
    SN Computer Science, 2021, 2 (6)
  • [34] Design and Optimization of Reversible Arithmetic Unit Using Modified Gate Diffusion Input Logic
    Siliveri, Swetha
    Reddy, N. Siva Sankara
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2025, 112 (02) : 197 - 217
  • [35] Novel Design for Reversible Arithmetic Logic Unit (vol 54, pg 630, 2015)
    Zhou, Rigui
    Li, Yancheng
    Zhang, Manqun
    Hu, BenQiong
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2018, 57 (01) : 300 - 300
  • [36] On fault-tolerant design of Exclusive-OR gates in QCA
    Kumar, Dharmendra
    Mitra, Debasis
    Bhattacharya, Bhargab B.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 896 - 906
  • [37] Nano Design Of Communication Parts With QCA Using Reversible Logic
    Govindapriya, K.
    Periyasamy, M.
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2016, : 819 - 823
  • [38] On fault-tolerant design of Exclusive-OR gates in QCA
    Dharmendra Kumar
    Debasis Mitra
    Bhargab B. Bhattacharya
    Journal of Computational Electronics, 2017, 16 : 896 - 906
  • [39] Design of Fault Tolerant Majority Voter for TMR Circuit in QCA
    Chattopadhyay, Subrata
    Tripathi, Shiv Bhushan
    Goswami, Mrinal
    Sen, Bibhash
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [40] A Novel Design Reversible logic based Configurable Fault-Tolerant Embryonic Hardware
    Khalil, Kasem
    Dey, Bappaditya
    Sherazi, Yasser
    Kumar, Ashok
    Bayoumi, Magdy
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
12345