Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA

被引：10
|
作者：
Sen, Bibhash [1 ]
Dutta, Manojit [1 ]
Banik, Debajyoty [1 ]
Singh, Dipak K. [1 ]
Sikdar, Biplab K. [2 ]
机构：
[1] Natl Inst Technol, Dept Comp Sci & Engn, Durgapur 713209, W Bengal, India
[2] Bengal Engn & Sci Univ, Dept Comp Sci & Technol, Sibpur 711103, W Bengal, India
来源：
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012) | 2012年
关键词：
Quantum-dot Cellular Automata (QCA); Reversible Arithmetic Logic Unit; Fault tolerant ALU;
D O I：
10.1109/ISED.2012.50
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This work targets design of reversible ALU (arithmetic logic unit) in QCA (Quantum-dot Cellular Automata) framework. The design is based on the reversible QCA structure (RQCA) introduced in this paper. A fault tolerant architecture of reversible ALU is also synthesized. The proposed designs are verified and evaluated over the existing ALU designs and found to be more efficient in terms of design complexity and quantum cost.
引用
收藏
页码：241 / 245
页数：5
相关论文
共 50 条
  • [21] Reversible fault-tolerant logic
    Boykin, P.O. (boykin@ece.ufl.edu), IEEE Comput. Soc. Tech. Commit. on Fault-Tolerant Comput.; IFIP WG 10.4 on Dependable Comput. and Fault Tolerance; IEICE Tech. Group on Dependable Comput. (Institute of Electrical and Electronics Engineers Computer Society):
  • [22] Fault Tolerance for Arithmetic and Logic Unit
    Veeravalli, Varadan Savulimedu
    PROCEEDINGS OF THE IEEE SOUTHEASTCON 2009, TECHNICAL PROCEEDINGS, 2009, : 329 - 334
  • [23] Efficient Design of Fault Tolerant Tiles In QCA
    Sen, Bibhash
    Agarwal, Aman
    Nath, Rajdeep Kumar
    Mukherjee, Rijoy
    Sikdar, Biplab K.
    2014 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2014,
  • [24] A New Design of an n-bit Reversible Arithmetic Logic Unit
    Pal, Subhankar
    Vudadha, Chetan
    Phaneendra, Sai P.
    Veeramachaneni, Sreehari
    Mandalika, Srinivas
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 224 - 225
  • [25] Design and implementation of a reversible logic based 8-bit arithmetic and logic unit
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Sundaram, C. Kalyana
    Kumar, J. Senthil
    International Journal of Computers and Applications, 2014, 36 (02) : 49 - 55
  • [26] Design of an Efficient Multilayer Arithmetic Logic Unit in Quantum-Dot Cellular Automata (QCA)
    Babaie, Shahram
    Sadoghifar, Ali
    Bahar, Ali Newaz
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (06) : 963 - 967
  • [27] Design and Implementation of Arithmetic Logic Unit (ALU) using Modified Novel Bit Adder in QCA
    Kanimozhi, V
    Shankar, Gowri R.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [28] Optimized designs of reversible arithmetic logic unit
    Bolhassani, Ali
    Haghparast, Majid
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (02) : 1137 - 1146
  • [29] Fault tolerant reversible finite field arithmetic circuits
    Mathew, Jimson
    Singh, Jawar
    Abu Taleb, Anas
    Pradhan, Dhiraj K.
    14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 188 - 189
  • [30] Synthesis of Fault Tolerant Reversible Logic Circuits
    Islam, Md. Saiful
    Rahman, M. M.
    Begum, Zerina
    Hafiz, Mohd Zulfiquar
    Al Mahmud, Abdullah
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 447 - +
12345