HDA: Hierarchical and dependency-aware task mapping for network-on-chip based embedded systems

被引:15
作者
Huang, Chun-Hsian [1 ]
机构
[1] Natl Taitung Univ, Dept Comp Sci & Informat Engn, Taitung, Taiwan
关键词
Task mapping; Dependency-aware; Network-on-Clip; ENERGY; DESIGN;
D O I
10.1016/j.sysarc.2020.101740
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To support more efficient parallel processing, Network-on-Chip (NoC) is being increasingly adopted as a new alternative interconnection architecture. With the limited number of processing elements (PEs) on an NoC, to perform application tasks efficiently on the PEs has become a key issue. To ensure the completeness of data transmission between tasks in an application, the region-based scheme is used in the most existing task mapping methods. However, due to the dependency of tasks, not all the tasks in an application are executed on the corresponding PEs at the same time, and thus some PEs mapped by tasks are still idle when the required data are not received. This would lead to the issue of low utilization of PEs. In this work, we propose a hierarchical and dependency-aware (HDA) task mapping that covers the concepts of spatial mapping and inter-task dependency (temporal factors) to enhance the elasticity of task mapping. This proposed HDA method adopts a hierarchical task mapping, by using which when a previously mapped task finishes, its corresponding PE can be released and mapped by another unmapped task. As a result, in the region selection phase, fewer PEs in a region are required. This can not only enhance the elasticity of future task mapping but also result in lower communication latencies and higher utilization of PEs. Experiments show that, compared to the existing task mapping methods, including the first-fit mapping, the region-based mapping, and the elastic superposition mapping, the proposed HDA method can result in an average 24.32% enhancement in system performance and an average 44.76% reduction in the energy consumptions. To apply the HDA method to real applications such as embedded systems synthesis benchmarks suite (E3S), compared to the existing task mapping methods, system performance can be enhanced significantly, especially when the number of PEs on an NoC is fewer. Furthermore, the HDA method can also achieve 34.93% reduction in the energy consumptions.
引用
收藏
页数:9
相关论文
共 27 条
  • [1] Energy and performance-aware application mapping for inhomogeneous 3D networks-on-chip
    Agyeman, Michael Opoku
    Ahmadinia, Ali
    Bagherzadeh, Nader
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2018, 89 : 103 - 117
  • [2] Ahmed W., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P365
  • [3] [Anonymous], 2013, P 50 ANN DES AUT C A
  • [4] Cycle-Accurate Network on Chip Simulation with Noxim
    Catania, Vincenzo
    Mineo, Andrea
    Monteleone, Salvatore
    Palesi, Maurizio
    Patti, Davide
    [J]. ACM TRANSACTIONS ON MODELING AND COMPUTER SIMULATION, 2016, 27 (01):
  • [5] Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform
    Chatterjee, Navonil
    Paul, Suraj
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 74 : 61 - 77
  • [6] Dick R., 2009, EMBEDDED SYSTEM SYNT
  • [7] Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
  • [8] Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
  • [9] Design and performance evaluation of combined first-fit task allocation and migration strategies in mesh multiprocessor systems
    Goh, Lee Kee
    Veeravalli, Bharadwaj
    [J]. PARALLEL COMPUTING, 2008, 34 (09) : 508 - 520
  • [10] Elastic superposition task mapping for NoC-based reconfigurable systems
    Huang, Chun-Hsian
    Wang, Chien-Yu
    Hsiung, Pao-Ann
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2017, 51 : 297 - 312