Circuit Design for Carbon Nanotube Field Effect Transistors

被引：0

作者：

Nan, Haiqing ^{[1
]}

Wang, Wei ^{[2
]}

Choi, Ken ^{[2
]}

机构：

[1] Intel Mobile Commun, Log & Phys Synth Dept, Neubiberg, Germany

[2] IIT, Elect & Comp Engn, Chicago, IL 60616 USA

来源：

2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2012年

关键词：

Low power design; Digital Circuits; Carbon nanotube FET;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Carbon nanotube field-effect transistors (CNFETs) and more recently graphene FETs are currently being researched as a replacement of CMOS in the near future due to their physical characteristics such as achievable current density, high speed, high-K compatibility, chemical stability, and low short channel effects. Historically, we have seen many cases that new devices disappeared because of the lack of design methodology for large scale integration (LSI). In this tutorial paper, we introduce circuit integration schemes by using CNFETs for future LSI design.

引用

页码：351 / 354

页数：4

共 50 条

[41] Circuit and Physical Design Implementation of the Microprocessor Chip for the zEnterprise System
Warnock, James
Chan, Yiu-Hing
Carey, Sean
Wen, Huajun
Meaney, Pat
Gerwig, Guenter
Smith, Howard H.
Chan, Yuen
Davis, John
Bunce, Paul
Pelella, Antonio
Rodko, Dan
Patel, Pradip
Strach, Thomas
Malone, Doug
Malgioglio, Frank
Neves, Jose
Rude, David L.
Huott, William
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (01) : 151 - 163
[42] Cycle PUF : A Cycle operator based PUF in Carbon Nanotube FET Technology
Srinivasu, B.
Chattopadhyay, Anupam
2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 13 - 16
[43] Study and Evaluation of Digital Circuit Design Using Evolutionary Algorithm
Pavitra, Y. J.
Arun, E.
Jamuna, S.
Manikandan, J.
IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
[44] Digital Circuit Design for the Square Root Computation by Means of Unfolding Techniques
Paez Villa, Ricardo
Rivera, Jorge
Jose Raygoza, Juan
Becerra, Edwin
Ortega, Susana
IEEE EMBEDDED SYSTEMS LETTERS, 2025, 17 (01) : 62 - 65
[45] Low-power self-timed circuit design technique
Jou, SJ
Chung, IY
ELECTRONICS LETTERS, 1997, 33 (02) : 110 - 111
[46] Design of a digital chaos circuit with nonlinear mapping function learning ability
Eguchi, K
Inoue, T
Tsuneda, A
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (06) : 1223 - 1230
[47] The Opportunity Cost of Low Power Design: A Case Study in Circuit Tuning
Ziegler, Matthew M.
Zyuban, Victor V.
Gristede, George D.
Vratonjic, Milena
Friedrich, Joshua
ISLPED 09, 2009, : 133 - 138
[48] Ultralow-power adiabatic circuit semi-custom design
Blotti, A
Saletti, R
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (11) : 1248 - 1253
[49] A New Low-Power Circuit Design Optimization for Image Processing
Liu, Mingkai
Feng, Shuo
Shan, Weihao
Que, Haohua
Wang, Jianchao
Yang, Xinghua
ELECTRONICS, 2025, 14 (02):
[50] The Design of Multiplier in Integrated Circuit based on Low-power Algorithm
Zhou, Duo
ADVANCED DEVELOPMENT IN AUTOMATION, MATERIALS AND MANUFACTURING, 2014, 624 : 385 - 388

← 1 2 3 4 5 →