Circuit Design for Carbon Nanotube Field Effect Transistors

被引：0

作者：

Nan, Haiqing ^{[1
]}

Wang, Wei ^{[2
]}

Choi, Ken ^{[2
]}

机构：

[1] Intel Mobile Commun, Log & Phys Synth Dept, Neubiberg, Germany

[2] IIT, Elect & Comp Engn, Chicago, IL 60616 USA

来源：

2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2012年

关键词：

Low power design; Digital Circuits; Carbon nanotube FET;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Carbon nanotube field-effect transistors (CNFETs) and more recently graphene FETs are currently being researched as a replacement of CMOS in the near future due to their physical characteristics such as achievable current density, high speed, high-K compatibility, chemical stability, and low short channel effects. Historically, we have seen many cases that new devices disappeared because of the lack of design methodology for large scale integration (LSI). In this tutorial paper, we introduce circuit integration schemes by using CNFETs for future LSI design.

引用

页码：351 / 354

页数：4

共 50 条

[1] Efficient Ternary Galois Field Circuit Design Through Carbon Nanotube Technology
Keshavarzian, Peiman
Navi, Keivan
Rafsanjani, Marjan Kuchaki
2008 3RD INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES: FROM THEORY TO APPLICATIONS, VOLS 1-5, 2008, : 2501 - +
[2] Regional approach to model charges and capacitances of intrinsic carbon nanotube field effect transistors
Sudheer, Nune V.
Chakravorty, Anjan
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2012, 11 (02) : 166 - 171
[3] Regional approach to model charges and capacitances of intrinsic carbon nanotube field effect transistors
Nune V. Sudheer
Anjan Chakravorty
Journal of Computational Electronics, 2012, 11 : 166 - 171
[4] Carbon Nanotube Transistor Compact Model for Circuit Design and Performance Optimization
Deng, Jie
Lin, Albert
Wan, Gordon C.
Wong, H. -S. Philip
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 4 (02)
[5] Design and Simulation of New High Speed, Low Power D-Flip-Flops, Implemented Using Graphene Nanoribbon and Carbon Nanotube Field Effect Transistors
Fereidounpour, Hoda
Yasrebi, Navid
Pakniat, Hossein
IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2024, 48 (04) : 1629 - 1641
[6] Simulation of a carbon nanotube field effect transistor with two different gate insulators
Fallah, M.
Faez, R.
Jafari, A. H.
SCIENTIA IRANICA, 2013, 20 (06) : 2332 - 2340
[7] Design and analysis of carbon nanotube FET based quaternary full adders
Moaiyeri, Mohammad Hossein
Sedighiani, Shima
Sharifi, Fazel
Navi, Keivan
FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2016, 17 (10) : 1056 - 1066
[8] Comparison of Duplex and Quadruplex Folding Structure Adenosine Aptamers for Carbon Nanotube Field Effect Transistor Aptasensors
Nguyen, Hong Phan T.
Murugathas, Thanihaichelvan
Plank, Natalie O. V.
NANOMATERIALS, 2021, 11 (09)
[9] Novel In-Situ Decoration of Single-Walled Carbon Nanotube Transistors with Metal Nanoparticles
Zhou, Jianyun
Barbara, Paola
Paranjape, Makarand
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2010, 10 (06) : 3890 - 3894
[10] Investigation of Parameters for Schottky Barrier (SB) Height for Schottky Barrier Based Carbon Nanotube Field Effect Transistor Device
Bhardwaj, Anil Kumar
Gupta, Sumeet
Raj, Balwinder
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2020, 15 (07) : 783 - 791

← 1 2 3 4 5 →