Prospects for optical interconnects in distributed, shared-memory organized MIMD architectures

被引:2
|
作者
Frietman, EEE [1 ]
Ernst, RJ
Crosbie, R
Shimoji, M
机构
[1] Delft Univ Technol, Delft, Netherlands
[2] Calif State Univ, Chico, CA USA
来源
JOURNAL OF SUPERCOMPUTING | 1999年 / 14卷 / 02期
关键词
free space data distributing system; fully connected topology; multi-stage interconnection scheme; opto electronic logic elements; photonic integrated circuits; distributed-shared memory systems;
D O I
10.1023/A:1008103424339
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The antipodes of the class of sequential computers, executing tasks with a single CPU, are the parallel computers containing large numbers of computing nodes. In the shared-memory category, each node has direct access through a switching network to a memory bank, that can be composed of a single but large or multiple but medium sized memory configurations. Opposite to the first category are the distributed memory systems, where each node is given direct access to its own local memory section. Running a program in especially the latter category requires a mechanism that gives access to multiple address spaces, that is, one for each local memory. Transfer of data can only be done from one address space to another. Along with the two categories are the physically distributed, shared-memory systems, that allow the nodes to explore a single globally shared address space. All categories, the performances of which are subject to the way the computing nodes are linked, need either a direct or a switched interconnection network for inter-node communication purposes. Linking nodes and not taking into account the prerequisite of scalability in case of exploiting large numbers of them is not realistic, especially when the applied connection scheme must provide for fast and flexible communications at a reasonable cost. Different network topologies, varying from a single shared bus to a more complex elaboration of a fully connected scheme, and with them the corresponding intricate switching protocols have been extensively explored. A different vision is introduced concerning future prospects of an optically coupled distributed, shared-memory organized multiple-instruction, multiple-data system. In each cluster, an electrical crossbar looks after the interconnections between the nodes, the various memory modules and external I/O channels. The clusters itself are optically coupled through a free space oriented data distributing system. Analogies found in the design of the Convex SPP1000 substantiate the closeness to reality of such an architecture. Subsequently to the preceding introduction also an idealized picture of the fundamental properties of an optically based, fully connected, distributed, (virtual) shared-memory architecture is outlined.
引用
收藏
页码:107 / 128
页数:22
相关论文
共 50 条
  • [21] Coherence controller architectures for scalable shared-memory multiprocessors
    Michael, MM
    Nanda, AK
    Lim, BH
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (02) : 245 - 255
  • [22] Distributed, Shared-Memory Parallel Triangle Counting
    Kanewala, Thejaka Amila
    Zalewski, Marcin
    Lumsdaine, Andrew
    PROCEEDINGS OF THE PLATFORM FOR ADVANCED SCIENTIFIC COMPUTING CONFERENCE (PASC '18), 2017,
  • [23] DESIGN OF THE MUNIN DISTRIBUTED SHARED-MEMORY SYSTEM
    CARTER, JB
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1995, 29 (02) : 219 - 227
  • [24] A PARALLEL GENETIC/NEURAL NETWORK LEARNING ALGORITHM FOR MIMD SHARED-MEMORY MACHINES
    HUNG, SL
    ADELI, H
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1994, 5 (06): : 900 - 909
  • [25] Design issues for distributed shared-memory systems
    Lenoski, DE
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 62 - 62
  • [26] DISTRIBUTED SHARED-MEMORY IMPLEMENTATION FOR MULTITRANSPUTER SYSTEMS
    TSANAKAS, P
    PAPAKONSTANTINOU, G
    EFTHIVOULIDIS, G
    INFORMATION AND SOFTWARE TECHNOLOGY, 1992, 34 (08) : 499 - 506
  • [27] In-NoC circuits for low-latency cache coherence in distributed shared-memory architectures
    Masing, Leonard
    Kress, Fabian
    Anantharajaiah, Nidhi
    Becker, Jurgen
    Srivatsa, Akshay
    Herkersdorf, Andreas
    2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), 2018, : 138 - 145
  • [28] SHARED-MEMORY VERSUS DISTRIBUTED-MEMORY - HALFTIME SCORE
    OTTO, SW
    COMPUTER PHYSICS COMMUNICATIONS, 1989, 57 (1-3) : 95 - 100
  • [29] THE SHARED-MEMORY LANGUAGE PSATHER ON A DISTRIBUTED-MEMORY MULTIPROCESSOR
    FELDMAN, JA
    LIM, CC
    RAUBER, T
    SIGPLAN NOTICES, 1993, 28 (01): : 17 - 20
  • [30] A CONCURRENT ADAPTIVE CONJUGATE-GRADIENT LEARNING ALGORITHM ON MIMD SHARED-MEMORY MACHINES
    ADELI, H
    HUNG, SL
    INTERNATIONAL JOURNAL OF SUPERCOMPUTER APPLICATIONS AND HIGH PERFORMANCE COMPUTING, 1993, 7 (02): : 155 - 165