A 35.56GHz All-Digital Phase-Locked Loop with High Resolution Varactors

被引：0
|
作者：
Hung, Chao-Ching [1 ]
Liu, Shen-Iuan [1 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源：
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT) | 2010年
关键词：
all-digital; phase-locked loop; high frequency resolution; varactor; CONTROLLED OSCILLATOR; FREQUENCY RESOLUTION;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 35.56GHz all-digital phase-locked loop with high resolution varactors is presented. To enhance the frequency resolution for a high-frequency digitally controlled oscillator, the proposed varactor with its body connected to digital control bits is presented. A 35.56GHz all-digital PLL is realized in 90nm CMOS process. The measured peak-to-peak jitter and rms jitter are 3.84ps and 349.1fs, respectively, at 35.56GHz.
引用
收藏
页码：245 / 248
页数：4
相关论文
共 50 条
  • [1] CMOS high-resolution all-digital phase-locked loop
    Mokhtari, E
    Sawan, M
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 221 - 224
  • [2] An all-digital phase-locked loop with high-resolution for SoC applications
    Sheng, Duo
    Chung, Ching-Che
    Lee, Chen-Yi
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 207 - +
  • [3] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
    YAMAMOTO, H
    MORI, S
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
  • [4] BINARY QUANTIZED ALL-DIGITAL PHASE-LOCKED LOOP
    YUKAWA, J
    MORI, S
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1973, 56 (12): : 21 - 28
  • [5] Phase-domain all-digital phase-locked loop
    Staszewski, RB
    Balsara, PT
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (03) : 159 - 163
  • [6] An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis
    Schrape, Oliver
    Winkler, Frank
    Zeidler, Steffen
    Petri, Markus
    Grass, Eckhard
    Jagdhold, Ulrich
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 218 - +
  • [7] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
    Xu, Liangge
    Lindfors, Saska
    Stadius, Kari
    Ryynanen, Jussi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1513 - 1521
  • [8] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
    Xu, Liangge
    Lindfors, Saska
    Stadius, Kari
    Ryynanen, Jussi
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 331 - 334
  • [9] A new all-digital phase-locked loop with high precision and low jitter
    Chow, Hwang-Cherng
    Su, Chung-Hsin
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (12) : 1241 - 1249
  • [10] An all-digital phase-locked loop for high-speed clock generation
    Chung, CC
    Lee, CY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 347 - 351
12345