Small-Signal Modelling and Stability Assessment of Phase-Locked Loops in Weak Grids

被引:15
|
作者
Burgos-Mellado, Claudio [1 ,2 ]
Costabeber, Alessandro [2 ]
Sumner, Mark [2 ]
Cardenas-Dobson, Roberto [1 ]
Saez, Doris [1 ]
机构
[1] Univ Chile, DIE, Dept Elect Engn, Fac Math & Phys Sci, Av Tupper 2007, Santiago 8370451, Chile
[2] Univ Nottingham, PEMC Grp, Nottingham NG7 2RD, England
关键词
phase-locked loop (PLL) stability; small signal analysis; grid-connected converter; weak grid; PLL bandwidth analysis; short circuit ratio (SCR); VOLTAGE UNBALANCE; CONTROL STRATEGY; CONVERTERS; INVERTER; STATE; OPERATION; PLL;
D O I
10.3390/en12071227
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This paper proposes a low-complexity small signal model for a 3-leg converter connected to a balanced three-phase, three-wire weak grid and synchronised to this grid using a PLL implemented in a synchronous rotating d-q axis. A thorough analysis of the system stability as a function of the PLL bandwidth and the short circuit ratio (SCR) of the grid is performed based on a linearised model. By using the proposed model, an improved design process is proposed for the commonly used dq-PLL that accounts for the potential stability issues which may occur in weak grids. Using the proposed approach, it is possible to optimise the PLL design to find the fastest PLL that can operate stably considering the SCR of the grid. In addition, the proposed model is very simple, resulting in a straightforward design tool that could also be used for online stability monitoring. The method is validated through simulations and experimental results from a 5kW laboratory system.
引用
收藏
页数:30
相关论文
共 50 条
  • [31] Digital Phase-Locked Loops
    Levantino, Salvatore
    2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [32] DIGITAL PHASE-LOCKED LOOPS
    不详
    HEWLETT-PACKARD JOURNAL, 1987, 38 (10): : 15 - 15
  • [33] THE DYNAMICS OF PHASE-LOCKED LOOPS
    PONZO, PJ
    WAX, N
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1991, 328 (2-3): : 179 - 188
  • [34] Revisiting stability analysis of Phase-Locked Loops with the Popov Stability Criterion
    Chen, Yilong
    de Oliveira, Mauricio C.
    IFAC JOURNAL OF SYSTEMS AND CONTROL, 2021, 18
  • [35] Performance Analysis of Three-Phase Phase-Locked Loops for Distorted and Unbalanced Grids
    Li, Kai
    Bo, An
    Zheng, Hong
    Sun, Ningbo
    JOURNAL OF POWER ELECTRONICS, 2017, 17 (01) : 262 - 271
  • [36] CMOS analog and mixed-signal phase-locked loops:An overview
    Zhao Zhang
    Journal of Semiconductors, 2020, 41 (11) : 16 - 33
  • [37] CMOS analog and mixed-signal phase-locked loops: An overview
    Zhang, Zhao
    JOURNAL OF SEMICONDUCTORS, 2020, 41 (11)
  • [38] BEHAVIOR OF PHASE-LOCKED LOOPS IN THE PRESENCE OF LARGE INTERFERING SIGNAL.
    Endo, Tetsuro
    Matsubara, Takashi
    Ohta, Toyomi
    Electronics & communications in Japan, 1982, 65 (03): : 44 - 53
  • [39] Revisiting Small-Signal Dynamic Stability Assessment of Multi-Inverter Interfaced Grids
    Sharma, Akshita
    Panigrahi, Bijaya Ketan
    IEEE SYSTEMS JOURNAL, 2024, 18 (01): : 306 - 314
  • [40] Third-order phase-locked loops using dual loops with improved stability
    Kamata, M
    Shono, T
    Saba, T
    Sasase, I
    Mori, S
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 338 - 341