Evaluation of an FPGA-Based Heterogeneous Multicore Platform with SIMD/MIMD Custom Accelerators

被引:1
作者
Takei, Yasuhiro [1 ]
Waidyasooriya, Hasitha Muthumala [1 ]
Hariyama, Masanori [1 ]
Kameyama, Michitaka [1 ]
机构
[1] Tohoku Univ, Grad Sch Informat Sci, Sendai, Miyagi 9858579, Japan
关键词
heterogeneous multicore processor; FPGA; Multimedia processing; High-pmformance-computing; IMPLEMENTATION; ARCHITECTURE;
D O I
10.1587/transfun.E96.A.2576
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Heterogeneous multi-core architectures with CPUs and accelerators attract many attentions since they can achieve power-efficient computing in various areas from low-power embedded processing to high-performance computing. Since the optimal architecture is different from application to application, finding the most suitable accelerator is very important. In this paper, we propose an FPGA-based heterogeneous multicore platform with custom accelerators for power-efficient computing. Using the proposed platform, we evaluate several applications and accelerators to identify many key requirements of the applications and properties of the accelerators. Such an evaluation is very important to select and optimize the most suitable accelerator according to the requirements of an application to achieve the best performance.
引用
收藏
页码:2576 / 2586
页数:11
相关论文
共 8 条
[1]  
Dutta S., 2011, S HIGH PERF CHIPS HO
[2]   Architecture of a stereo matching VLSI processor based on hierarchically parallel memory access [J].
Hariyama, M ;
Sasaki, H ;
Kameyama, M .
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (07) :1486-1491
[3]   Design and implementation of a configurable heterogeneous multicore SoC with nine CPUs and two matrix processors [J].
Kondo, Hiroyuki ;
Nakajima, Masami ;
Masui, Norio ;
Otani, Sugako ;
Okumura, Naoto ;
Takata, Yukari ;
Nasu, Takashi ;
Takata, Hirokazu ;
Higuchi, Takashi ;
Sakugawa, Mamoru ;
Fujiwara, Hayato ;
Ishida, Kazuya ;
Ishimi, Koichi ;
Kaneko, Satoshi ;
Ltoh, Teruyuki ;
Sato, Masayuki ;
Yamamoto, Osamu ;
Arimoto, Kazutami .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) :892-901
[4]  
NVIDIA Corporation, 2009, NVIDIA CUDA PROGR GU
[5]   Heterogeneous multi-core architecture that enables 54x AAC-LC stereo encoding [J].
Shikano, Hiroaki ;
Ito, Masaki ;
Onouchi, Masafumi ;
Todaka, Takashi ;
Tsunoda, Takanobu ;
Kodama, Tomoyuki ;
Uchiyama, Kunio ;
Odaka, Toshihiko ;
Kamei, Tatsuya ;
Nagahama, Ei ;
Kusaoke, Manabu ;
Nitta, Yusuke ;
Wada, Yasutaka ;
Kimura, Keiji ;
Kasahara, Hironori .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) :902-910
[6]  
Waidyasooriya H.M., 2010, INT C ENG REC SYST A, P179
[7]  
Waidyasooriya HM, 2012, IEEE INT SYMP CIRC S, P1339
[8]   Memory Allocation Exploiting Temporal Locality for Reducing Data-Transfer Bottlenecks in Heterogeneous Multicore Processors [J].
Waidyasooriya, Hasitha Muthumala ;
Ohbayashi, Yosuke ;
Hariyama, Masanori ;
Kameyama, Michitaka .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (10) :1453-1466