ASIC Validation Architectures Hardware versus Simulation

被引：0
作者：
Molnar, Laszlo [1 ,2 ]
Gontean, Laurel [1 ]
机构：
[1] Politehn Univ Timisoara, Dept Appl Elect, Timisoara, Romania
[2] Continental Automot Timisoara, Timisoara, Romania
来源：
2017 21ST INTERNATIONAL CONFERENCE ON SYSTEM THEORY, CONTROL AND COMPUTING (ICSTCC) | 2017年
关键词：
validation; simulation; virtual platform; analog; digital; mixed-signal; ASIC; ECU; HPFP; VHDL;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The currently used hardware validation architectures for Application Specific Integrated Circuits intended for automotive Engine Control Unit development are reviewed and a new architecture is proposed. An alternative to hardware validation by different simulation architectures is proposed and analyzed.
引用
收藏
页码：671 / 676
页数：6
相关论文
共 50 条
  • [1] Simulation and hardware validation of SerDes links for SpaceFibre
    Mystkowska, Gabriela
    Siegle, Felix
    Steenari, David
    SPACEWIRE AND SPACEFIBRE 2022: PROCEEDINGS OF THE 9TH 2022 INTERNATIONAL SPACEWIRE & SPACEFIBRE CONFERENCE (ISC), 2022, : 54 - 58
  • [2] Sep:: Simulation framework to evaluate digital hardware architectures.
    Mallet, F
    Boéri, F
    Duboc, JF
    SIMULATION AND MODELLING: ENABLERS FOR A BETTER QUALITY OF LIFE, 2000, : 355 - 359
  • [3] Validation of an Autopilot through Hardware in loop Simulation
    Ali, Atif
    Butt, Waseem Aslam
    Mehmood, Basharat
    INMIC: 2008 INTERNATIONAL MULTITOPIC CONFERENCE, 2008, : 571 - 574
  • [4] Embedded hardware/software verification and validation using hardware-in-the-loop simulation
    Shah, SM
    Irfan, M
    IEEE: 2005 International Conference on Emerging Technologies, Proceedings, 2005, : 494 - 498
  • [5] DERIVING ASIC ARCHITECTURES FOR THE HOUGH TRANSFORM
    VANSWAAIJ, MFXB
    CATTHOOR, FVM
    DEMAN, HJ
    PARALLEL COMPUTING, 1990, 16 (01) : 113 - 121
  • [6] On the validation of a hardware-in-the-loop simulation facility for the space station dexterous manipulator: SPDM
    Ma, O
    Liu, M
    Misra, S
    Wang, JG
    ELEVENTH WORLD CONGRESS IN MECHANISM AND MACHINE SCIENCE, VOLS 1-5, PROCEEDINGS, 2004, : 1656 - 1660
  • [7] A Framework for the Simulation and Validation of Distributed Control Architectures for Technical Systems of Systems
    Nazari, Shaghayegh
    Wenzel, Simon
    Maxeiner, Lukas Samuel
    Sonntag, Christian
    Engell, Sebastian
    IFAC PAPERSONLINE, 2017, 50 (01): : 12458 - 12463
  • [8] Scalable and Reusable Hardware In the Loop simulation platform design for different levels of validation, variants and vehicle program
    Khan, Jihas
    PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
  • [9] Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions
    Abarbanel, Yael
    Singerman, Eli
    Vardi, Moshe Y.
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [10] Architectures validation in an object-oriented framework
    Mallet, F
    Boéri, F
    MODELLING AND SIMULATION 2001, 2001, : 139 - 145
12345