Modeling and Optimization of Substrate Electromagnetic Coupling and Isolation in Modern Lightly Doped CMOS Substrate

被引:2
作者
Zhang, Le [1 ]
Li, Er-Ping [1 ]
Yu, Xiao-Peng [1 ]
Hao, Ran [1 ]
机构
[1] Zhejiang Univ, Coll Informat Sci & Elect Engn, Hangzhou 310027, Peoples R China
基金
中国国家自然科学基金;
关键词
Design guidelines; electromagnetic coupling; lumped circuit model; S-parameter measurement; substrate noise isolation; INTEGRATED-CIRCUITS; INTERFERENCE; DESIGN; PLL;
D O I
10.1109/TEMC.2016.2629702
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a series of scalable equivalent circuits using an analytical method describing the electromagnetic coupling in the lightly doped CMOS substrate and the isolation structures such as the implanted guard ring. Implemented in Grace Semiconductor Manufacturing Corporation (GSMC) generic 0.13-mu m RF CMOS technology, the measurement and full-wave simulation are carried out to verify the proposed models in a broad frequency band ranging from 100 MHz to 40 GHz. By analyzing these layout-dependant models in detail, some layout and substrate characteristics impacting on guard ring performance are concluded and the design flow with guidelines for the guard ring structures implementation in engineering practice for RF signal isolation are presented.
引用
收藏
页码:662 / 669
页数:8
相关论文
共 20 条
  • [1] Substrate noise coupling in SoC design: Modeling, avoidance, and validation
    Afzali-Kusha, Ali
    Nagata, Makoto
    Verghese, Nishath K.
    Allstot, David J.
    [J]. PROCEEDINGS OF THE IEEE, 2006, 94 (12) : 2109 - 2138
  • [2] Cheng D. K., 1989, FIELD WAVE ELECTROMA
  • [3] Effect of Low and High Power Continuous Wave Electromagnetic Interference on a Microwave Oscillator System: From VCO to PLL to QPSK Receiver
    Dubois, Tristan
    Laurin, Jean-Jacques
    Raoult, Jeremy
    Jarrix, Sylvie
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2014, 56 (02) : 286 - 293
  • [4] Resistance calculations for thin film rectangles
    Hall, PM
    [J]. THIN SOLID FILMS, 1997, 300 (1-2) : 256 - 264
  • [5] psub guard ring design and modeling for the purpose of substrate noise isolation in the SOC era
    Hsu, TL
    Chen, YC
    Tseng, HC
    Liang, V
    Jan, JS
    [J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 693 - 695
  • [6] A SIMPLE APPROACH TO MODELING CROSS-TALK IN INTEGRATED-CIRCUITS
    JOARDAR, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (10) : 1212 - 1219
  • [7] A surface potential model for predicting substrate noise coupling in integrated circuits
    Kristiansson, S
    Ingvarson, F
    Kagganti, SP
    Simic, N
    Zgrda, M
    Jeppson, KO
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) : 1797 - 1803
  • [8] Compact spreading resistance model for rectangular contacts on uniform and epitaxial substrates
    Kristiansson, Simon
    Ingvarson, Fredrik
    Jeppson, Kjell O.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2531 - 2536
  • [9] Synthesized compact models and experimental verifications for substrate noise coupling in mixed-signal ICs
    Lan, Hai
    Chen, Tze Wee
    Chui, Chi On
    Nikaeen, Parastoo
    Kim, Jae Wook
    Dutton, Robert W.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) : 1817 - 1829
  • [10] EMC assessment at chip and PCB level: Use of the ICEM model for jitter analysis in an integrated PLL
    Levant, Jean-Luc
    Ramdani, Mohamed
    Perdriau, Richard
    Drissi, M'hamed
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2007, 49 (01) : 182 - 191