A Novel Scaling Theory for Fully Depleted Omega-Gate MOSFETs Included With Equivalent Number of Gates

被引:10
作者
Chiang, Te-Kuang [1 ]
机构
[1] Natl Univ Kaohsiung, Dept Elect Engn, Adv Devices Simulat Lab, Kaohsiung 81148, Taiwan
关键词
Cylindrical-shaped omega-gate (C Omega G) MOSFETs; equivalent number of gates (ENGs); natural length; oxide-to-gate underlap coverage factor (OUCF); rectangular-shaped Omega G (R Omega G) MOSFETs; THRESHOLD VOLTAGE MODEL;
D O I
10.1109/TED.2014.2298465
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel scaling theory for fully depleted omega-gate (Omega G) MOSFETs, including rectangular-shaped Omega G (R Omega G) and cylindrical-shaped Omega G (C Omega G) MOSFETs, is presented. The natural length for the Omega G MOSFET is obtained by solving the equation of equivalent number of gates (ENG), where the ENG of the Omega G device working in the x-y-z space can be the sum of the ENGs for both the double-gate (DG) and single-gate transistors working in the y-z and x-z planes based on the perimeter-weighted-sum method. Numerical device simulation data for drain-induced-barrier-lowered effects (DIBL) were compared with the model to validate the theory. Among the R Omega G devices with the same perimeters, one with a square cross section and a large oxide-to-gate underlap coverage factor (OUCF) will show the worst immunity to the DIBL due to the largest natural length. For equivalent short-channel controlling capability, the R Omega G MOSFET with the OUCF = 0.7 illustrates an improvement of up to 25% in the minimum effective channel length L-min when compared with the DG MOSFET.
引用
收藏
页码:926 / 929
页数:4
相关论文
共 9 条
[1]  
[Anonymous], 2003, DESSIS 3 D 2 D DEV S
[2]   Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76
[3]   A simple model for threshold voltage of surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (11) :2381-2383
[4]   Performance of Omega-Shaped-Gate Silicon Nanowire MOSFET With Diameter Down to 8 nm [J].
Barraud, S. ;
Coquand, R. ;
Casse, M. ;
Koyama, M. ;
Hartmann, J. -M. ;
Maffini-Alvaro, V. ;
Comboroure, C. ;
Vizioz, C. ;
Aussenac, F. ;
Faynot, O. ;
Poiroux, T. .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (11) :1526-1528
[5]   A Novel Quasi-3-D Threshold Voltage Model for Fully Depleted Quadruple-Gate (FDQG) MOSFETs: With Equivalent Number of Gates (ENG) Included [J].
Chiang, Te-Kuang .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (06) :1022-1025
[6]   A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs [J].
Chiang, Te-Kuang .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) :2284-2289
[7]  
Colinge JP, 2008, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71752-4_1
[8]   Device design guidelines for nano-scale MuGFETs [J].
Lee, Chi-Woo ;
Yun, Se-Re-Na ;
Yu, Chong-Gun ;
Park, Jong-Tae ;
Colinge, Jean-Pierre .
SOLID-STATE ELECTRONICS, 2007, 51 (03) :505-510
[9]   SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS [J].
SUZUKI, K ;
TANAKA, T ;
TOSAKA, Y ;
HORIE, H ;
ARIMOTO, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) :2326-2329