Simulation-based Analysis of FF Behavior in Presence of Power Supply Noise

被引:0
|
作者
Miura, Yukiya [1 ]
Yamamoto, Takuya [2 ]
机构
[1] Tokyo Metropolitan Univ, Fac Syst Design, Tokyo, Japan
[2] Tokyo Metropolitan Univ, Grad Sch Syst Design, Tokyo, Japan
来源
2017 IEEE 23RD INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS) | 2017年
基金
日本学术振兴会;
关键词
bit-flip; flip-flops; latches: malfunction; power supply noise; IR-DROP;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In accordance with shrinking of device sizes and the low-power design of VLSI circuits, power supply noises such as IR-drop affects the operation of SRAM memory cells. Error occurrences in SRAM have already been reported, and several countermeasures have been proposed. It is likely that further device shrinking and lower-power design will cause errors similar to those in SRAM for FF circuits, and countermeasures will be needed. In this paper, we analyze the effect of power supply noises on FF circuits and investigate the cause of error occurrences. On the basis of the analysis results, we propose countermeasures for FF malfunctions caused by power supply noise.
引用
收藏
页码:151 / 156
页数:6
相关论文
共 29 条
  • [1] Development of FF Circuits for Measures Against Power Supply Noise
    Miura, Yukiya
    Inoue, Miyuki
    Kinoshita, Yuya
    2019 IEEE 25TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2019), 2019, : 48 - 51
  • [2] Analysis of power supply noise in the presence of process variations
    Ghanta, Praveen
    Vrudhula, Sarma
    IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (03): : 256 - 266
  • [3] Simulation Based Framework for Accurately Estimating Dynamic Power-Supply Noise and Path Delay
    Rao, Sushmita Kadiyala
    Robucci, Ryan
    Patel, Chintan
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (01): : 125 - 147
  • [4] Simulation Based Framework for Accurately Estimating Dynamic Power-Supply Noise and Path Delay
    Sushmita Kadiyala Rao
    Ryan Robucci
    Chintan Patel
    Journal of Electronic Testing, 2014, 30 : 125 - 147
  • [5] ANALYSIS OF POWER SUPPLY NOISE MITIGATION CIRCUITS
    Charania, Tasreen
    Chuang, Pierce
    Opal, Ajoy
    Sachdev, Manoj
    2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 1250 - 1255
  • [6] Power supply noise analysis in DSM circuits
    He Jianchun
    Jia Lixin
    Liu Sheng
    IEEE 2007 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS, VOLS I AND II, 2007, : 1416 - 1419
  • [7] Scalability Study of PSANDE: Power Supply Analysis for Noise and Delay Estimation
    Rao, Sushmita Kadiyala
    Shivashankar, Bharath
    Robucci, Ryan
    Banerjee, Nilanjan
    Patel, Chintan
    2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [8] Delay Variation Analysis in the Presence of Power Supply Noise in Nano-Scale Digital VLSI Circuits
    Bozorgzadeh, Bardia
    Shahdoost, Shahab
    Afzali-Kusha, Ali
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 117 - 120
  • [9] Power-Supply-Noise-Aware Timing Analysis and Test Pattern Regeneration
    Han, Cheng-Yu
    Li, Yu-Ching
    Kan, Hao-Tien
    Li, James Chien-Mo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (12) : 2320 - 2327
  • [10] A Study of Path Delay Variations in the Presence of Uncorrelated Power and Ground Supply Noise
    Todri, A.
    Bosio, A.
    Dilillo, L.
    Girard, P.
    Pravossoudovitch, S.
    Virazel, A.
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 189 - 194