New Switching Patterns Based on Current Space-Vector Diagram Viewpoint to Reduce Input Current Ripple for Three-Level Inverters

被引：1

作者：

Sangsuwan, Phongsathorn ^{[1
]}

Kiatsookkanatorn, Paiboon ^{[1
]}

Sangwongwanich, Somboon ^{[2
]}

Sangwongwanich, Ariya ^{[3
]}

机构：

[1] Rajamangala Univ Technol, Dept Elect Engn, Suvarnabhumi RUS, Suphanburi, Thailand

[2] Chulalongkorn Univ, Dept Elect Engn, Bangkok, Thailand

[3] Aalborg Univ, Dept Energy Technol, Aalborg, Denmark

来源：

2022 25TH INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS 2022) | 2022年

关键词：

three-level inverters; matrix converters; space-vector diagram; current ripple; carrier-based PWM; VOLTAGE OSCILLATIONS; MODULATION; PWM;

D O I：

10.1109/ICEMS56177.2022.9982904

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

From the current space-vector diagram viewpoint, this paper proposes new switching patterns which reduce the input current ripple in DC link capacitors by considering the three-level inverter as a special case of a matrix converter. Several modulation concepts of the matrix converter are applied to the three-level inverter. Comparison among several modulation methods reveals that the lowest input current ripple can be achieved by the proposed PWM method without loss of neutral-point voltage balancing and limitation on the modulation index.

引用

页数：6

共 18 条

[1] Optimized Space-Vector Modulation to Reduce Neutral Point Current for Extending Capacitor Lifetime in Three-Level Inverters [J].

An, Sang-Won ;

Kim, Seok-Min ;

Lee, Kyo-Beum .

IEEE ACCESS, 2020, 8 :97689-97697

[2] Optimal pulse-width modulation for three-level inverters [J].

Brückner, T ;

Holmes, DG .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (01) :82-89

[3]

Helle L, 2002, PCC-OSAKA 2002: PROCEEDINGS OF THE POWER CONVERSION CONFERENCE-OSAKA 2002, VOLS I - III, P359, DOI 10.1109/PCC.2002.997544

[4]

Kiatsookkanatorn P, 2022, 2022 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-HIMEJI 2022- ECCE ASIA), P83, DOI 10.23919/IPEC-Himeji2022-ECCE53331.2022.9807207

[5] A Unified PWM Method for Matrix Converters and Its Carrier-Based Realization Using Dipolar Modulation Technique [J].

Kiatsookkanatorn, Paiboon ;

Sangwongwanich, Somboon .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (01) :80-92

[6] DC-Link Ripple Current Reduction Method for Three-Level Inverters With Optimal Switching Pattern [J].

Kim, Seok-Min ;

Won, In Jung ;

Kim, Juyong ;

Lee, Kyo-Beum .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2018, 65 (12) :9204-9214

[7] Analytical closed-form expressions of DC current ripple for three-level neutral point clamped inverters with space-vector pulse-width modulation [J].

Li Kai ;

Li Mengshu ;

Liang Zhengfeng ;

Dong Zhenghua ;

Tian Shaoju .

IET POWER ELECTRONICS, 2016, 9 (05) :930-937

[8] Input Current Harmonic Reduction based on Space Vector PWM for Three-level Inverter Operating over a Wide Range Power Factor [J].

Nishizawa, Koroku ;

Itoh, Jun-ichi ;

Odaka, Akihiro ;

Toba, Akio ;

Umida, Hidetoshi .

IEEJ JOURNAL OF INDUSTRY APPLICATIONS, 2020, 9 (03) :208-218

[9] Evaluation of the low-frequency neutral-point voltage oscillations in the three-level inverter [J].

Pou, J ;

Pindado, R ;

Boroyevich, D ;

Rodríguez, P .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (06) :1582-1588

[10] Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of low-frequency voltage oscillations in the neutral point [J].

Pou, Josep ;

Zaragoza, Jordi ;

Rodriguez, Pedro ;

Ceballos, Salvador ;

Sala, Vicenc M. ;

Burgos, Rolando P. ;

Boroyevich, Dushan .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (04) :2288-2294

← 1 2 →