共 50 条
- [42] Silicon carrier with deep through-vias, fine pitch wiring, and through cavity for parallel optical transceiver ADVANCED METALLIZATION CONFERENCE 2005 (AMC 2005), 2006, : 123 - 134
- [44] influence of etching sequence on morphology in deep silicon etching CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
- [45] ESTIMATING THE ETCHING DEPTH LIMIT IN DEEP SILICON ETCHING 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
- [46] Measurements of the critical parameters in high aspect ratio semiconductor microstructures such as deep trenches, deep holes, and through silicon vias OPTICAL MANUFACTURING AND TESTING XIV, 2022, 12221
- [47] INTERFACIAL DELAMINATION BETWEEN THROUGH SILICON VIAS (TSVS) AND SILICON MATRIX PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 117 - 124
- [48] Reliable Through Silicon Vias for 3D Silicon Applications PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 63 - +
- [49] Metal-Assisted Chemical Etching Toward Scallop-Free-Sidewall Through-Silicon Vias: A Review IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (11): : 1848 - 1860