New Passivating Chemistries for the Deep Etching of Through Silicon Vias

被引:4
|
作者
Nicoll, William L. [1 ]
Eisenbraun, Eric [1 ]
Gupta, Rahul [2 ]
机构
[1] SUNY Albany, Coll Nanoscale Sci & Engn, Albany, NY 12203 USA
[2] Air Liquide Delaware Res & Technol Ctr, Newark, DE 19702 USA
关键词
Bosch process; etch; fluorocarbon; through silicon via;
D O I
10.1109/TSM.2013.2283230
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper investigated a number of environmentally friendly fluorocarbon and hydrofluorocarbon (HFC) gas chemistries for sidewall passivation during time-multiplexed plasma etch processes of through-silicon vias (TSVs). The effect of plasma processing conditions on TSV etch rate, etch selectivity, and mask undercut was examined. The choice of passivating gas on TSV sidewall roughness was studied using atomic force microscopy (AFM). In addition, blanket fluorocarbon films were deposited, etched, and characterized with x-ray photoelectron spectroscopy (XPS) to study the effect of film chemistry on polymer growth and etch rates. We observed that sidewall film deposition rate, sidewall film etch rate, and degree of crosslinking in the passivating film tended to predict results of mask undercut and selectivity. Compared to octafluorocyclobutane (C4F8) processes, recipes using the four test gases generally showed a reduction in mask undercut, an increase in selectivity, and a decrease in sidewall roughness at the cost of reduced silicon etch rate.
引用
收藏
页码:500 / 505
页数:6
相关论文
共 50 条
  • [41] Comparison of F2 plasma chemistries for deep etching of SiC
    Leerungnawarat, P
    Lee, KP
    Pearton, SJ
    Ren, F
    Chu, SNG
    JOURNAL OF ELECTRONIC MATERIALS, 2001, 30 (03) : 202 - 206
  • [42] Silicon carrier with deep through-vias, fine pitch wiring, and through cavity for parallel optical transceiver
    Patel, CS
    Tsang, CK
    Schuster, C
    Doany, FE
    Nyikal, H
    Baks, CW
    Budd, R
    Buchwalter, LP
    Andry, PS
    Canaperi, DF
    Edelstein, DC
    Horton, R
    Knickerbocker, JU
    Krywanczyk, T
    Kwark, YH
    Kwietniak, KT
    Magerlein, JH
    Rosner, J
    Sprogis, E
    ADVANCED METALLIZATION CONFERENCE 2005 (AMC 2005), 2006, : 123 - 134
  • [43] GaN MMICs on a diamond heat spreader with through-substrate vias fabricated by deep dry etching process
    Minoura, Yuichi
    Ohki, Toshihiro
    Okamoto, Naoya
    Sato, Masaru
    Ozaki, Shiro
    Yamada, Atsushi
    Kotani, Junji
    APPLIED PHYSICS EXPRESS, 2022, 15 (03)
  • [44] influence of etching sequence on morphology in deep silicon etching
    Ma, Yiming
    Yang, Guang
    Xu, Litian
    Jiang, Zhongwei
    Wang, Jing
    Wang, Donghan
    Li, Dong
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [45] ESTIMATING THE ETCHING DEPTH LIMIT IN DEEP SILICON ETCHING
    Zhao, Yuanhe
    Lin, Yuanwei
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [46] Measurements of the critical parameters in high aspect ratio semiconductor microstructures such as deep trenches, deep holes, and through silicon vias
    Walecki, Wojtek J.
    OPTICAL MANUFACTURING AND TESTING XIV, 2022, 12221
  • [47] INTERFACIAL DELAMINATION BETWEEN THROUGH SILICON VIAS (TSVS) AND SILICON MATRIX
    Lu, Kuan Hsun
    Ryu, Suk-Kyu
    Zhao, Qiu
    Huang, Rui
    Ho, Paul S.
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 117 - 124
  • [48] Reliable Through Silicon Vias for 3D Silicon Applications
    Shapiro, M.
    Interrante, M.
    Andry, P.
    Dang, B.
    Tsang, C.
    Liptak, R.
    Griffith, J.
    Sprogis, E.
    Guerin, L.
    Truong, V.
    Berger, D.
    Knickerbocker, J.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 63 - +
  • [49] Metal-Assisted Chemical Etching Toward Scallop-Free-Sidewall Through-Silicon Vias: A Review
    Hwang, Sunghyun
    Lee, Woosol
    Carr, William N.
    Yoon, Yong-Kyu
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (11): : 1848 - 1860
  • [50] Test Structures for Characterization of Through-Silicon Vias
    Stucchi, Michele
    Perry, Daniel
    Katti, Guruprasad
    Dehaene, Wim
    Velenis, Dimitrios
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2012, 25 (03) : 355 - 364