共 50 条
- [31] On the Futility of Thermal Through-Silicon-Vias 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [32] Deep anisotropic etching of silicon JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1999, 17 (04): : 2270 - 2273
- [33] MULTISCALE MODELS FOR ELECTROPLATING OF THROUGH SILICON VIAS 2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
- [34] Test Structures for Characterization of Through Silicon Vias 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 23RD IEEE ICMTS CONFERENCE PROCEEDINGS, 2010, : 130 - 134
- [35] On the Futility of Thermal Through-Silicon-Vias 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [36] Electrical Modeling of Through Silicon and Package Vias 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 330 - 337
- [37] Comparison of F2 plasma chemistries for deep etching of SiC Journal of Electronic Materials, 2001, 30 : 202 - 206
- [38] Special Section on Through Silicon Vias Foreword IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 152 - 153
- [39] Power Noise Isolation in a Silicon Interposer with Through Silicon Vias 2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 805 - 808
- [40] Silicon carrier with deep through-vias, fine pitch wiring, and through cavity for parallel optical transceiver 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1318 - 1324