New Passivating Chemistries for the Deep Etching of Through Silicon Vias

被引:4
|
作者
Nicoll, William L. [1 ]
Eisenbraun, Eric [1 ]
Gupta, Rahul [2 ]
机构
[1] SUNY Albany, Coll Nanoscale Sci & Engn, Albany, NY 12203 USA
[2] Air Liquide Delaware Res & Technol Ctr, Newark, DE 19702 USA
关键词
Bosch process; etch; fluorocarbon; through silicon via;
D O I
10.1109/TSM.2013.2283230
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper investigated a number of environmentally friendly fluorocarbon and hydrofluorocarbon (HFC) gas chemistries for sidewall passivation during time-multiplexed plasma etch processes of through-silicon vias (TSVs). The effect of plasma processing conditions on TSV etch rate, etch selectivity, and mask undercut was examined. The choice of passivating gas on TSV sidewall roughness was studied using atomic force microscopy (AFM). In addition, blanket fluorocarbon films were deposited, etched, and characterized with x-ray photoelectron spectroscopy (XPS) to study the effect of film chemistry on polymer growth and etch rates. We observed that sidewall film deposition rate, sidewall film etch rate, and degree of crosslinking in the passivating film tended to predict results of mask undercut and selectivity. Compared to octafluorocyclobutane (C4F8) processes, recipes using the four test gases generally showed a reduction in mask undercut, an increase in selectivity, and a decrease in sidewall roughness at the cost of reduced silicon etch rate.
引用
收藏
页码:500 / 505
页数:6
相关论文
共 50 条
  • [31] On the Futility of Thermal Through-Silicon-Vias
    Chou, Chung-Han
    Tsai, Nien-Yu
    Yu, Hao
    Shi, Yiyu
    Chien, Jui-Hung
    Chang, Shih-Chieh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [32] Deep anisotropic etching of silicon
    Aachboun, S
    Ranson, P
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1999, 17 (04): : 2270 - 2273
  • [33] MULTISCALE MODELS FOR ELECTROPLATING OF THROUGH SILICON VIAS
    Khoo, K. H.
    Lai MingRui
    Ramanarayan, H.
    Hongmei, J.
    Wu, S.
    Joshi, C. A.
    Mangipudi, K. R.
    Cheng, J. J.
    Quek, S. S.
    Wu, D. T.
    Sridhar, N.
    Bharathi, M. S.
    2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [34] Test Structures for Characterization of Through Silicon Vias
    Stucchi, M.
    Perry, D.
    Katti, G.
    Dehaene, W.
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 23RD IEEE ICMTS CONFERENCE PROCEEDINGS, 2010, : 130 - 134
  • [35] On the Futility of Thermal Through-Silicon-Vias
    Chou, Chung-Han
    Tsai, Nien-Yu
    Yu, Hao
    Shi, Yiyu
    Chien, Jui-Hung
    Chang, Shih-Chieh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [36] Electrical Modeling of Through Silicon and Package Vias
    Bandyopadhyay, Tapobrata
    Chatterjee, Ritwik
    Chung, Daehyun
    Swaminathan, Madhavan
    Tummala, Rao
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 330 - 337
  • [37] Comparison of F2 plasma chemistries for deep etching of SiC
    P. Leerungnawarat
    K. P. Lee
    S. J. Pearton
    F. Ren
    S. N. G. Chu
    Journal of Electronic Materials, 2001, 30 : 202 - 206
  • [38] Special Section on Through Silicon Vias Foreword
    Kam, Dong Gun
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 152 - 153
  • [39] Power Noise Isolation in a Silicon Interposer with Through Silicon Vias
    Kim, Myunghoi
    Shin, Dong-Hwan
    Um, Man-Seok
    Yom, In-Bok
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 805 - 808
  • [40] Silicon carrier with deep through-vias, fine pitch wiring, and through cavity for parallel optical transceiver
    Patel, CS
    Tsang, CK
    Schuster, C
    Doany, FE
    Nyikal, H
    Baks, CW
    Budd, R
    Buchwalter, LP
    Andry, PS
    Canaperi, DF
    Edelstein, DC
    Horton, R
    Knickerbocker, JU
    Krywanczyk, T
    Kwark, YH
    Kwietniak, KT
    Magerlein, JH
    Rosner, J
    Sprogis, E
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1318 - 1324