共 50 条
- [21] Structural characterization of through silicon vias Journal of Materials Science, 2012, 47 : 6497 - 6504
- [22] Interfacial Stress in Through Silicon Vias 2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 605 - 609
- [23] Future Directions for Through Silicon Vias ELECTRONICS AND 3-D PACKAGING 4, 2011, 33 (36): : 1 - 9
- [25] Effect of Stirring on the Defect-Free Filling of Deep Through-Silicon Vias IEEE ACCESS, 2020, 8 (08): : 108555 - 108560
- [26] New Method of Creating Through Silicon Vias for Next Generation Packaging Techniques PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 2189 - 2193
- [27] Tutorial on forming through-silicon vias JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2020, 38 (03):
- [28] Process integration for through-silicon vias JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2005, 23 (04): : 824 - 829
- [29] Plasma etching of high dielectric constant materials on silicon in halogen chemistries JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2004, 22 (01): : 88 - 95
- [30] HIGH FREQUENCY CHARACTERIZATION OF SILICON SUBSTRATE AND THROUGH SILICON VIAS 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1544 - 1550