Topological and Modulation Design of Three-Level Z-Source Inverters

被引:61
作者
Loh, Poh Chiang [1 ]
Gao, Feng [1 ]
Blaabjerg, Frede [2 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore S639798, Singapore
[2] Univ Aalborg, Inst Energy Technol, DK-9220 Aalborg, Denmark
关键词
Buck-boost; pulsewidth modulation (PWM); three-level inverters; voltage-source (VS) inverters;
D O I
10.1109/TPEL.2008.2002452
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the development of two threelevel cascaded Z-source inverters, whose output voltage can be stepped down or up unlike a traditional buck three-level inverter. The proposed inverters are designed using two three-phase voltage-source inverter bridges, supplied by two uniquely designed Z-source impedance networks. These three-phase bridges can either be cascaded at their de sides to form a dc-link-cascaded Z-source inverter or at their ac outputs using single-phase transformers to form a dual Z-source inverter. The dc-link-cascaded inverter has the advantages of not using any clamping diodes and transformers, but does not have redundant switching states within a phase leg for equalizing switching losses among the power devices. This constraint limits the modulation options for the dc-link-cascaded inverter, and indeed, it can only be controlled using the modified carrier disposition technique with appropriate "Z-source shoot-through" states inserted for achieving balanced voltage boosting and optimal "nearest-three-vectors" switching. On the other hand, the dual Z-source inverter with transformer isolation can be controlled using different modulation approaches due to the presence of redundant switching states within a phase leg. Particularly, using a modified phase-shifted-carrier (PSC) scheme with shoot-through states inserted, it is shown that the dual inverter can be implemented using only a single Z-source network, while still achieving the correct volt-sec average and switching loss equalization. This represents a significant reduction in cost, and can more than compensate for the slightly degraded spectral characteristics of the PSC scheme. To verify the theoretical concepts discussed, experimental testing has been performed with the captured results presented in a later section of the paper.
引用
收藏
页码:2268 / 2277
页数:10
相关论文
共 16 条
[1]  
FANG XP, P IEEE PESC 2004, P2805
[2]  
Holmes D. G., 2003, PULSE WIDTH MODULATI
[3]   Opportunities for harmonic cancellation with carrier-based PWM for two-level and multilevel cascaded inverters [J].
Holmes, DG ;
McGrath, BP .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (02) :574-582
[4]   Buck-boost thyristor-based PWM current-source inverter [J].
Loh, P. C. .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2006, 153 (05) :664-672
[5]   Pulse-width modulation of Z-source inverters [J].
Loh, PC ;
Vilathgamuwa, DM ;
Sen Lai, Y ;
Chua, GT ;
Li, YW .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (06) :1346-1355
[6]   Reduced common-mode modulation strategies for cascaded multilevel inverters [J].
Loh, PC ;
Holmes, DG ;
Fukuta, Y ;
Lipo, TA .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2003, 39 (05) :1386-1395
[7]  
LOH PC, P IEEE IAS 2005, P940
[8]   Z-source current-type inverters:: Digital modulation and logic implementation [J].
Loh, Poh Chiang ;
Vilathgamuwa, D. Mahinda ;
Gajanayake, Chandana Jayampathi .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2007, 22 (01) :169-177
[9]   Pulsewidth-modulated 2-source neutral-point-clamped inverter [J].
Loh, Poh Chiang ;
Gao, Feng ;
Blaabjerg, Frede ;
Feng, Shi Yun Charmaine ;
Soon, Kong Ngai Jamies .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2007, 43 (05) :1295-1308
[10]   Optimized space vector switching sequences for multilevel inverters [J].
McGrath, BP ;
Holmes, DG ;
Lipo, T .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (06) :1293-1301