Error identification in at-speed scan BIST environment in the presence of circuit and tester speed mismatch

被引：2
作者：
Nakamura, Y [1 ]
Clouqueur, T
Saluja, KK
Fujiwara, H
机构：
[1] Nara Inst Sci & Technol, Ikoma 6300192, Japan
[2] NEC Elect Corp, Kawasaki, Kanagawa 21118666, Japan
[3] Univ Wisconsin, Madison, WI USA
来源：
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2006年 / E89D卷 / 03期
关键词：
BIST; fault diagnosis; error identification; at-speed test; low speed tester;
D O I：
10.1093/ietisy/e89-d.3.1165
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
tit this paper, we provide a practical formulation of the problem of identifying all error occurrences and all failed scan cells in at speed scan based BIST environment. We propose a method that can be used to identify every error when the circuit test frequency is higher than the tester frequency. Our approach requires very little extra hardware for diagnosis and the test application time required to identify errors is a linear function of the frequency ratio between the cur and the tester.
引用
收藏
页码：1165 / 1172
页数：8
相关论文
共 20 条
  • [11] Failing vector identification based on overlapping intervals of test vectors in a scan-BIST environment
    Liu, CS
    Chakrabarty, K
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (05) : 593 - 604
  • [12] Fault diagnosis in scan-based BIST
    Rajski, J
    Tyszer, J
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 894 - 902
  • [13] Salvaging test windows in BIST diagnostics
    Savir, J
    [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 416 - 425
  • [14] SAVIR J, 1988, P INT TEST C, P322
  • [15] An improved fault diagnosis algorithm based on path tracing with dynamic circuit extraction
    Shigeta, K
    Ishiyama, T
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 235 - 244
  • [16] *TEX INSTR, 1988, TTL LOG DAT BOOK
  • [17] FAILURE DIAGNOSIS OF STRUCTURED VLSI
    WAICUKAUSKI, JA
    LINDBLOOM, E
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (04): : 49 - 60
  • [18] BOUNDS AND ANALYSIS OF ALIASING ERRORS IN LINEAR FEEDBACK SHIFT REGISTERS
    WILLIAMS, TW
    DAEHN, W
    GRUETZNER, M
    STARKE, CW
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 75 - 83
  • [19] WOHL P, 2002, P 39 DAC, P10
  • [20] BIST fault diagnosis in scan-based VLSI environments
    Wu, YJ
    Adham, S
    [J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 48 - 57
12