Flip chip market trends

被引:0
|
作者
Vardaman, EJ [1 ]
Matthew, L [1 ]
机构
[1] TechSearch Int Inc, Austin, TX 78759 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Flip chip is expanding in two major areas-one driven by the high performance needs of the microprocessor, ASIC, and high-end DSP devices, the other driven by form factor where die sizes are small and packaging cost must be as minimal as the package itself. New growth in the market is based on movement into lower pin counts such as the mid-range devices, typically the domain of wire bond interconnect. The potential expansion of flip chip technology into the midrange pin counts represents a shift in the adoption of the technology as well as a maturing of the industry. New applications in this area include chip sets and graphics devices. Flip chip is also moving into low pin counts with fewer than 100 I/Os. While often called wafer level packaging, flip chip bumping for low I/O products provides an indication of the cost reduction associated with packaging at the wafer level. New applications include controllers, regulators, memory devices and a number of small die size analog devices. This paper examines the expansion of flip chip in these new applications.
引用
收藏
页码:571 / 574
页数:4
相关论文
共 50 条
  • [41] Chip-to-Chip and Chip-to-Wafer Thermocompression Flip Chip Bonding
    Clauberg, Horst
    Rezvani, Alireza
    Venkatesan, Vinod
    Frick, Guy
    Chylak, Bob
    Strothmann, Tom
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 600 - 605
  • [42] Technologies and market trends for polymer MEMS in microfluidics and lab-on-chip
    Andrieux, G
    Eloy, JC
    Mounier, E
    Microfluidics, BioMEMS, and Medical Microsystems III, 2005, 5718 : 60 - 64
  • [43] Slack EDA market growth doesn't portend chip trends
    Wright, M
    EDN, 2006, 51 (06) : 14 - 14
  • [44] Dynamic strength of anisotropic conductive Joints in flip chip on glass and flip chip on flex packages
    Wu, YP
    Alam, MO
    Chan, YC
    Wu, BY
    MICROELECTRONICS RELIABILITY, 2004, 44 (02) : 295 - 302
  • [45] Flip chip reliability modeling based on solder fatigue as applied to flip chip on laminate assemblies
    Popelar, S
    Roesch, M
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 477 - 483
  • [46] Atmospheric Pressure Plasma Cleaning of Gold Flip Chip Bump for Ultrasonic Flip Chip Bonding
    Koo, J-M
    Lee, J-B
    Moon, Y. J.
    Moon, W-C
    Jung, S-B
    PROCEEDINGS OF THE 17TH INTERNATIONAL VACUUM CONGRESS/13TH INTERNATIONAL CONFERENCE ON SURFACE SCIENCE/INTERNATIONAL CONFERENCE ON NANOSCIENCE AND TECHNOLOGY, 2008, 100
  • [47] Potential of flip chip technologies for chip stacking applications
    Woerner, H
    2002 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2002, 4931 : 500 - 505
  • [48] Single chip bumping and reliability for flip chip processes
    Klein, M
    Oppermann, H
    Kalicki, R
    Aschenbrenner, R
    Reichl, H
    MICROELECTRONICS RELIABILITY, 1999, 39 (09) : 1389 - 1397
  • [49] Wire bond - flip chip - chip size package
    Galvanotechnik, 1 (259):
  • [50] Chip Shooter to Enable Fine Pitch Flip Chip
    Fu, Jie
    Aldrete, Manuel
    Shah, Milind
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 123 - 129