Test scheduling of system on chip for crosstalk effects on core interconnects

被引:0
|
作者
Pan Zhongliang [1 ]
Chen Yihui [2 ]
Chen Ling [1 ]
机构
[1] South China Normal Univ, Sch Phys & Telecommun Engn, Guangzhou 510006, Guangdong, Peoples R China
[2] Chengdu Univ, Coll Med & Nursing, Chengdu 610015, Peoples R China
关键词
System on chip; embedded core; test scheduling; crosstalk faults; evolutionary algorithms; ANT COLONY OPTIMIZATION; REDUCTION; ALGORITHM;
D O I
10.1117/12.810638
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Test scheduling is an important task for the test of a system on chip, and it determines the assignment of cores to the test access mechanism such that the overall test time is minimized. A new test scheduling approach based on cultural algorithms for system on chip is presented in this paper. First of all, the optimization model of test scheduling is given, the model uses the information such as the bits width of the test access mechanism and the scale of test sets of cores, the crosstalk fault test sets of core interconnect lines is also discussed. Secondly, a method based on cultural algorithms is proposed to solve the optimization model of test scheduling. The ant colony algorithm is used in the population space, and the conventional genetic algorithm is used in the belief space. The feasible solutions of test scheduling are represented by individuals, a lot of individuals form the populations. The optimal test scheduling scheme is obtained by the evolution of the populations. Experimental results on a lot of benchmark circuits show that the proposed approach in this paper can solve the problem of test scheduling effectively.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Modeling and implementation of twisted differential on-chip interconnects for crosstalk noise reduction
    Hatirnaz, I
    Leblebici, Y
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 185 - 188
  • [42] Higher routability and reduced crosstalk noise by asynchronous multiplexing of on-chip interconnects
    Jahanian, A.
    Saheb Zamani, M.
    Scientia Iranica, 2010, 17 (1 D) : 11 - 24
  • [43] Test methods for crosstalk-induced delay and glitch faults in network-on-chip interconnects implementing asynchronous communication protocols
    Bengtsson, T.
    Kumar, S.
    Ubar, R. -J.
    Jutman, A.
    Peng, Z.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (06): : 445 - 460
  • [44] A methodology to compute bounds on crosstalk effects in arbitrary interconnects
    Sirisaengtaksin, W
    Gupta, SK
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 112 - 119
  • [45] Modeling of Crosstalk Effects in Multiwall Carbon Nanotube Interconnects
    Liang, Feng
    Wang, Gaofeng
    Lin, Hai
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2012, 54 (01) : 133 - 139
  • [46] Modeling of Crosstalk Induced Effects in Nanoscale Copper Interconnects
    Sahoo, Manodipan
    Rahaman, Haftzur
    2013 INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2013,
  • [47] Addressing useless test data in core-based system-on-a-chip test
    Gonciari, PT
    Al-Hashimi, B
    Nicolici, N
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1568 - 1580
  • [48] Test Scheduling and Test Time Minimization of System-on-Chip Using Modified BAT Algorithm
    Chandrasekaran, Gokul
    Kumar, Neelam Sanjeev
    Karthikeyan, P. R.
    Vanchinathan, K.
    Priyadarshi, Neeraj
    Twala, Bhekisipho
    IEEE ACCESS, 2022, 10 : 126199 - 126216
  • [49] Crosstalk Study of High Speed On-Package Interconnects for Multi-Chip Package
    Cheah, Bok Eng
    Kong, Jackson
    Yong, Khang Choong
    Lo, Louis
    Yaw, Po Yin
    2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 381 - 385
  • [50] Addressing Crosstalk Issue in On-Chip Carbon Nanotube Interconnects Using Negative Capacitance
    Hassan, Md. Khaled
    Rahaman, Md. Sajjad
    Chowdhury, Masud H.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1407 - 1410