共 50 条
- [41] Modeling and implementation of twisted differential on-chip interconnects for crosstalk noise reduction 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 185 - 188
- [43] Test methods for crosstalk-induced delay and glitch faults in network-on-chip interconnects implementing asynchronous communication protocols IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (06): : 445 - 460
- [44] A methodology to compute bounds on crosstalk effects in arbitrary interconnects 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 112 - 119
- [46] Modeling of Crosstalk Induced Effects in Nanoscale Copper Interconnects 2013 INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2013,
- [48] Test Scheduling and Test Time Minimization of System-on-Chip Using Modified BAT Algorithm IEEE ACCESS, 2022, 10 : 126199 - 126216
- [49] Crosstalk Study of High Speed On-Package Interconnects for Multi-Chip Package 2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 381 - 385
- [50] Addressing Crosstalk Issue in On-Chip Carbon Nanotube Interconnects Using Negative Capacitance 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1407 - 1410