Test scheduling of system on chip for crosstalk effects on core interconnects

被引:0
|
作者
Pan Zhongliang [1 ]
Chen Yihui [2 ]
Chen Ling [1 ]
机构
[1] South China Normal Univ, Sch Phys & Telecommun Engn, Guangzhou 510006, Guangdong, Peoples R China
[2] Chengdu Univ, Coll Med & Nursing, Chengdu 610015, Peoples R China
关键词
System on chip; embedded core; test scheduling; crosstalk faults; evolutionary algorithms; ANT COLONY OPTIMIZATION; REDUCTION; ALGORITHM;
D O I
10.1117/12.810638
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Test scheduling is an important task for the test of a system on chip, and it determines the assignment of cores to the test access mechanism such that the overall test time is minimized. A new test scheduling approach based on cultural algorithms for system on chip is presented in this paper. First of all, the optimization model of test scheduling is given, the model uses the information such as the bits width of the test access mechanism and the scale of test sets of cores, the crosstalk fault test sets of core interconnect lines is also discussed. Secondly, a method based on cultural algorithms is proposed to solve the optimization model of test scheduling. The ant colony algorithm is used in the population space, and the conventional genetic algorithm is used in the belief space. The feasible solutions of test scheduling are represented by individuals, a lot of individuals form the populations. The optimal test scheduling scheme is obtained by the evolution of the populations. Experimental results on a lot of benchmark circuits show that the proposed approach in this paper can solve the problem of test scheduling effectively.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] System-on-chip test scheduling with reconfigurable core wrappers
    Larsson, E
    Fujiwara, H
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (03) : 305 - 309
  • [2] Self-test methodology for at-speed test of crosstalk in chip interconnects
    Bai, XL
    Dey, S
    Rajski, J
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 619 - 624
  • [3] Analysis of crosstalk and process variations effects on on-chip interconnects
    Nigussie, Ethiopia
    Tuuna, Sampo
    Plosila, Juha
    Isoaho, Jouni
    2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 163 - +
  • [4] Skin effects in system on a chip interconnects
    Mei, SZ
    Ismail, YI
    SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 392 - 402
  • [5] Temperature Dependent Test Scheduling for Multi-core System-on-Chip
    Yao, Chunhua
    Saluja, Kewal K.
    Ramanathan, Parameswaran
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 27 - 32
  • [6] High-level crosstalk defect simulation for system-on-chip interconnects
    Bai, XL
    Dey, S
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 169 - 175
  • [7] Analyzing Crosstalk-Induced Effects in Rough On-Chip Copper Interconnects
    Pathania, Sunil
    Kumar, Somesh
    Sharma, Rohit
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (10): : 1984 - 1992
  • [8] System Level Power Estimation of System-on-Chip Interconnects in Consideration of Transition Activity and Crosstalk
    Gag, Martin
    Wegner, Tim
    Timmermann, Dirk
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 21 - 30
  • [9] Preemptive system-on-chip test scheduling
    Larsson, E
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 620 - 629
  • [10] Optimal system-on-chip test scheduling
    Larsson, E
    Fujiwara, H
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 306 - 311