Redistribution Layer Routing for Wafer-Level Integrated Fan-Out Package-on-Packages

被引:0
|
作者
Lin, Ting-Chou [1 ]
Chi, Chia-Chih [2 ]
Chang, Yao-Wen [1 ,2 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
关键词
ALGORITHM;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The wafer-level integrated fan-out (InFO) package-onpackage (PoP) is a promising 3D packaging technology, which usually consists of a bottom package with the InFO technique, and a top package stacked on the bottom package. Different from the traditional PoPs, there are frontside and backside redistribution layers (RDLs) in the InFO PoP for signal redistributions. To the best of our knowledge, there is still no previous work specifically tackling the RDL routing for the InFO PoP. Previous works on RDL routing mainly deal with the following three types of routing: the free-assignment, pre-assignment, and unified-assignment routing for single or multiple chips. In this paper, a new RDL routing problem for the InFO PoP is formulated. To remedy the deficiencies of lacking the interactions between frontside and backside RDLs, we present the first work in the literature to handle the unified-assignment multi-layer multi-package RDL routing problem (without RDL vias), considering layer assignment, layer number minimization, and total wirelength minimization. We propose an algorithm based on extracting increasing subsequences (IS), which transforms a routing sequence into two directed acyclic graphs (DAGs), namely, IS-DAG and Constraint-DAG. By minimizing the number of vertices on the longest path on the Constraint-DAG, we implicitly minimize the layer number. Furthermore, we perform backtracking on the IS-DAG to efficiently assign the connections to appropriate layers to avoid long detours. Experimental results show that our router can achieve 100% routablility for all given test cases, while the previous works with extensions fail all test cases even with more frontside RDLs.
引用
收藏
页码:561 / 568
页数:8
相关论文
共 50 条
  • [21] A Low-Loss Fan-Out Wafer-Level Package With a Novel Redistribution Layer Pattern and Its Measurement Methodology for Millimeter-Wave Application
    Dong, Haoyi
    Chen, Jixin
    Hou, Debin
    Xiang, Yu
    Hong, Wei
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (07): : 1073 - 1078
  • [22] Warpage and Thermal Characterization of Fan-out Wafer-Level Packaging
    Lau, John
    Li, Ming
    Tian, DeWen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, JiYuen
    Cheung, Ken
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Ko, Cheng-Ta
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 595 - 602
  • [23] Technology Development of Wafer-level Ultra-high Density Fan-out (UHDFO) Package
    Fu, Dongzhi
    Ma, Shuying
    Zhao, Yanjiao
    Yang, Shiquan
    Shen, Jiulin
    Xiao, Zhiyi
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [24] Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging
    Lau, John H.
    Li, Ming
    Tian, Dewen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, J.
    Cheung, Yiu Ming
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Taylor, Thomas
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Ran, Jiang
    Xi, Cao
    Wee, Koh Sau
    Yong, Qingxiang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1729 - 1738
  • [25] Die Shift Assessment of Reconstituted Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Chung, Chia-Heng
    Chen, Wen-Hwa
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 136 - 145
  • [26] One Micron Redistribution for Fan-Out Wafer Level Packaging
    Flack, Warren W.
    Hsieh, Robert
    Ha-Ai Nguyen
    Slabbekoorn, John
    Lorant, Christophe
    Miller, Andy
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [27] Fan-Out Wafer Level Chip Scale Package Testing
    Chen, Hao
    Lin, Hung-Chih
    Wang, Min-Jer
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 84 - 89
  • [28] Latest material technologies for Fan-Out Wafer Level Package
    Watanabe, Itaru
    Kouda, Masaya
    Makihara, Koji
    Shinozaki, Hiroki
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [29] Through Mold Interconnects for Fan-out Wafer Level Package
    Ho, Soon Wee
    Wai, Leong Ching
    Sek, Soon Ann
    Cereno, Daniel Ismael
    Lau, Boon Long
    Hsiao, Hsiang-Yao
    Chai, Tai Chong
    Rao, Vempati Srinivasa
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 51 - 56
  • [30] Comprehensive Design and Analysis of Fan-Out Wafer Level Package
    Zhang, Xiaowu
    Jong, Ming Chinq
    Bu, Lin
    Lau, Boon Long
    Boon, Simon Lim Siak
    Siang, Sharon Lim Pei
    Han, Yong
    Liu, Songlin
    Wang, Xiaobai
    Andriani, Yosephine
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 107 - 110